sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

X86: Fix the RIP relative versions of the BT, BTC, BTR, and BTS instructions.

Browse source
This commit is contained in:
Gabe Black 2010-09-29 11:31:03 -07:00
parent 7bae1f5d43
commit c41e633e0e
1 changed files with 9 additions and 14 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

23
src/arch/x86/isa/insts/general_purpose/compare_and_test/bit_test.py
View file

@ -75,8 +75,7 @@ def macroop BT_P_R {
rdip t7 rdip t7
srai t2, reg, 3, dataSize=asz srai t2, reg, 3, dataSize=asz
srai t3, t2, ldsz, dataSize=asz srai t3, t2, ldsz, dataSize=asz
lea t3, flatseg, [ldsz, t3, base], dataSize=asz ld t1, seg, [dsz, t3, t7], disp
ld t1, seg, [1, t3, t7], disp
sext t0, t1, reg, flags=(CF,) sext t0, t1, reg, flags=(CF,)
}; };
@ -155,13 +154,12 @@ def macroop BTC_P_R {
rdip t7, dataSize=asz rdip t7, dataSize=asz
srai t2, reg, 3, dataSize=asz srai t2, reg, 3, dataSize=asz
srai t3, t2, ldsz, dataSize=asz srai t3, t2, ldsz, dataSize=asz
lea t3, flatseg, [dsz, t3, base], dataSize=asz
limm t4, 1 limm t4, 1
rol t4, t4, reg rol t4, t4, reg
ldst t1, seg, [1, t2, t7], disp ldst t1, seg, [dsz, t3, t7], disp
sext t0, t1, reg, flags=(CF,) sext t0, t1, reg, flags=(CF,)
xor t1, t1, t4 xor t1, t1, t4
st t1, seg, [1, t2, t7], disp st t1, seg, [dsz, t3, t7], disp
}; };
def macroop BTC_LOCKED_M_R { def macroop BTC_LOCKED_M_R {
@ -180,13 +178,12 @@ def macroop BTC_LOCKED_P_R {
rdip t7, dataSize=asz rdip t7, dataSize=asz
srai t2, reg, 3, dataSize=asz srai t2, reg, 3, dataSize=asz
srai t3, t2, ldsz, dataSize=asz srai t3, t2, ldsz, dataSize=asz
lea t3, flatseg, [dsz, t3, base], dataSize=asz
limm t4, 1 limm t4, 1
rol t4, t4, reg rol t4, t4, reg
ldstl t1, seg, [1, t2, t7], disp ldstl t1, seg, [dsz, t3, t7], disp
sext t0, t1, reg, flags=(CF,) sext t0, t1, reg, flags=(CF,)
xor t1, t1, t4 xor t1, t1, t4
stul t1, seg, [1, t2, t7], disp stul t1, seg, [dsz, t3, t7], disp
}; };
def macroop BTR_R_I { def macroop BTR_R_I {
@ -261,13 +258,12 @@ def macroop BTR_P_R {
rdip t7, dataSize=asz rdip t7, dataSize=asz
srai t2, reg, 3, dataSize=asz srai t2, reg, 3, dataSize=asz
srai t3, t2, ldsz, dataSize=asz srai t3, t2, ldsz, dataSize=asz
lea t3, flatseg, [dsz, t3, base], dataSize=asz
limm t4, "(uint64_t(-(2ULL)))" limm t4, "(uint64_t(-(2ULL)))"
rol t4, t4, reg rol t4, t4, reg
ldst t1, seg, [1, t3, t7], disp ldst t1, seg, [dsz, t3, t7], disp
sext t0, t1, reg, flags=(CF,) sext t0, t1, reg, flags=(CF,)
and t1, t1, t4 and t1, t1, t4
st t1, seg, [1, t3, t7], disp st t1, seg, [dsz, t3, t7], disp
}; };
def macroop BTR_LOCKED_M_R { def macroop BTR_LOCKED_M_R {
@ -286,13 +282,12 @@ def macroop BTR_LOCKED_P_R {
rdip t7, dataSize=asz rdip t7, dataSize=asz
srai t2, reg, 3, dataSize=asz srai t2, reg, 3, dataSize=asz
srai t3, t2, ldsz, dataSize=asz srai t3, t2, ldsz, dataSize=asz
lea t3, flatseg, [dsz, t3, base], dataSize=asz
limm t4, "(uint64_t(-(2ULL)))" limm t4, "(uint64_t(-(2ULL)))"
rol t4, t4, reg rol t4, t4, reg
ldstl t1, seg, [1, t3, t7], disp ldstl t1, seg, [dsz, t3, t7], disp
sext t0, t1, reg, flags=(CF,) sext t0, t1, reg, flags=(CF,)
and t1, t1, t4 and t1, t1, t4
stul t1, seg, [1, t3, t7], disp stul t1, seg, [dsz, t3, t7], disp
}; };
def macroop BTS_R_I { def macroop BTS_R_I {