sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

X86: Fix the Lldt instructions so they load the ldtr and not the tr.

Browse source
This commit is contained in:
Gabe Black 2011-05-06 01:00:32 -07:00
parent a0415f2b24
commit b8889a96b3
1 changed files with 6 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

12
src/arch/x86/isa/insts/system/segmentation.py
View file

@ -223,8 +223,8 @@ def macroop LLDT_R
ld t2, tsg, [8, t4, t0], 8, dataSize=8 ld t2, tsg, [8, t4, t0], 8, dataSize=8
chks reg, t1, LDTCheck chks reg, t1, LDTCheck
wrdh t3, t1, t2 wrdh t3, t1, t2
wrdl tr, t1, reg wrdl tsl, t1, reg
wrbase tr, t3, dataSize=8 wrbase tsl, t3, dataSize=8
end: end:
fault "NoFault" fault "NoFault"
}; };
@ -241,8 +241,8 @@ def macroop LLDT_M
ld t2, tsg, [8, t4, t0], 8, dataSize=8 ld t2, tsg, [8, t4, t0], 8, dataSize=8
chks t5, t1, LDTCheck chks t5, t1, LDTCheck
wrdh t3, t1, t2 wrdh t3, t1, t2
wrdl tr, t1, t5 wrdl tsl, t1, t5
wrbase tr, t3, dataSize=8 wrbase tsl, t3, dataSize=8
end: end:
fault "NoFault" fault "NoFault"
}; };
@ -260,8 +260,8 @@ def macroop LLDT_P
ld t2, tsg, [8, t4, t0], 8, dataSize=8 ld t2, tsg, [8, t4, t0], 8, dataSize=8
chks t5, t1, LDTCheck chks t5, t1, LDTCheck
wrdh t3, t1, t2 wrdh t3, t1, t2
wrdl tr, t1, t5 wrdl tsl, t1, t5
wrbase tr, t3, dataSize=8 wrbase tsl, t3, dataSize=8
end: end:
fault "NoFault" fault "NoFault"
}; };