sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

X86: Update the stats for the fix for CPUID.

Browse source
This commit is contained in:
Gabe Black 2009-04-19 03:14:33 -07:00
parent eba640c963
commit b4ad233c0c
24 changed files with 397 additions and 393 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
tests/long/00.gzip/ref/x86/linux/simple-atomic/simout
View file

@ -5,10 +5,10 @@ The Regents of The University of Michigan
All Rights Reserved
M5 compiled Apr 8 2009 12:30:02
M5 revision 233a4a1a6110 6024 default qtip tip test_unifytlb.diff
M5 started Apr 8 2009 12:59:49
M5 executing on maize
M5 compiled Apr 12 2009 13:26:17
M5 revision 8c874c02878a 6042 default qtip tip cpuidfixstats.patch
M5 started Apr 12 2009 13:32:20
M5 executing on tater
command line: build/X86_SE/m5.fast -d build/X86_SE/tests/fast/long/00.gzip/x86/linux/simple-atomic -re tests/run.py build/X86_SE/tests/fast/long/00.gzip/x86/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
@ -44,4 +44,4 @@ Uncompressing Data
Uncompressed data 1048576 bytes in length
Uncompressed data compared correctly
Tested 1MB buffer: OK!
Exiting @ tick 962928676500 because target called exit()
Exiting @ tick 962928684000 because target called exit()

16
tests/long/00.gzip/ref/x86/linux/simple-atomic/stats.txt
View file

@ -1,17 +1,17 @@
---------- Begin Simulation Statistics ----------
host_inst_rate 2819266 # Simulator instruction rate (inst/s)
host_mem_usage 199720 # Number of bytes of host memory used
host_seconds 574.39 # Real time elapsed on the host
host_tick_rate 1676428354 # Simulator tick rate (ticks/s)
host_inst_rate 1453243 # Simulator instruction rate (inst/s)
host_mem_usage 197380 # Number of bytes of host memory used
host_seconds 1114.31 # Real time elapsed on the host
host_tick_rate 864146267 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 1619365942 # Number of instructions simulated
sim_insts 1619365954 # Number of instructions simulated
sim_seconds 0.962929 # Number of seconds simulated
sim_ticks 962928676500 # Number of ticks simulated
sim_ticks 962928684000 # Number of ticks simulated
system.cpu.idle_fraction 0 # Percentage of idle cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.numCycles 1925857354 # number of cpu cycles simulated
system.cpu.num_insts 1619365942 # Number of instructions executed
system.cpu.numCycles 1925857369 # number of cpu cycles simulated
system.cpu.num_insts 1619365954 # Number of instructions executed
system.cpu.num_refs 607228174 # Number of memory references
system.cpu.workload.PROG:num_syscalls 48 # Number of system calls

10
tests/long/00.gzip/ref/x86/linux/simple-timing/simout
View file

@ -5,10 +5,10 @@ The Regents of The University of Michigan
All Rights Reserved
M5 compiled Apr 8 2009 12:30:02
M5 revision 233a4a1a6110 6024 default qtip tip test_unifytlb.diff
M5 started Apr 8 2009 13:09:59
M5 executing on maize
M5 compiled Apr 12 2009 13:26:17
M5 revision 8c874c02878a 6042 default qtip tip cpuidfixstats.patch
M5 started Apr 12 2009 13:31:26
M5 executing on tater
command line: build/X86_SE/m5.fast -d build/X86_SE/tests/fast/long/00.gzip/x86/linux/simple-timing -re tests/run.py build/X86_SE/tests/fast/long/00.gzip/x86/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
@ -44,4 +44,4 @@ Uncompressing Data
Uncompressed data 1048576 bytes in length
Uncompressed data compared correctly
Tested 1MB buffer: OK!
Exiting @ tick 1814896671000 because target called exit()
Exiting @ tick 1814896735000 because target called exit()

114
tests/long/00.gzip/ref/x86/linux/simple-timing/stats.txt
View file

@ -1,13 +1,13 @@
---------- Begin Simulation Statistics ----------
host_inst_rate 1747793 # Simulator instruction rate (inst/s)
host_mem_usage 207260 # Number of bytes of host memory used
host_seconds 926.52 # Real time elapsed on the host
host_tick_rate 1958830620 # Simulator tick rate (ticks/s)
host_inst_rate 995738 # Simulator instruction rate (inst/s)
host_mem_usage 205000 # Number of bytes of host memory used
host_seconds 1626.30 # Real time elapsed on the host
host_tick_rate 1115968300 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 1619365942 # Number of instructions simulated
sim_insts 1619365954 # Number of instructions simulated
sim_seconds 1.814897 # Number of seconds simulated
sim_ticks 1814896671000 # Number of ticks simulated
sim_ticks 1814896735000 # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses 419042118 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 20939.027041 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 17939.027041 # average ReadReq mshr miss latency
@ -67,61 +67,61 @@ system.cpu.dcache.overall_mshr_uncacheable_misses 0
system.cpu.dcache.replacements 440755 # number of replacements
system.cpu.dcache.sampled_refs 444851 # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse 4094.900352 # Cycle average of tags in use
system.cpu.dcache.tagsinuse 4094.900211 # Cycle average of tags in use
system.cpu.dcache.total_refs 606783323 # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle 779366000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.warmup_cycle 779430000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 308934 # number of writebacks
system.cpu.icache.ReadReq_accesses 1186516694 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses 1186516703 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 56000 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 53000 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits 1186515973 # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency 40376000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_hits 1186515981 # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency 40432000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate 0.000001 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses 721 # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency 38213000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_misses 722 # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency 38266000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.000001 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses 721 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses 722 # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu.icache.avg_refs 1645653.221914 # Average number of references to valid blocks.
system.cpu.icache.avg_refs 1643373.934903 # Average number of references to valid blocks.
system.cpu.icache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.demand_accesses 1186516694 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses 1186516703 # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 56000 # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 53000 # average overall mshr miss latency
system.cpu.icache.demand_hits 1186515973 # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency 40376000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_hits 1186515981 # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency 40432000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate 0.000001 # miss rate for demand accesses
system.cpu.icache.demand_misses 721 # number of demand (read+write) misses
system.cpu.icache.demand_misses 722 # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency 38213000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency 38266000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate 0.000001 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses 721 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses 722 # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.overall_accesses 1186516694 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses 1186516703 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 56000 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 53000 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.icache.overall_hits 1186515973 # number of overall hits
system.cpu.icache.overall_miss_latency 40376000 # number of overall miss cycles
system.cpu.icache.overall_hits 1186515981 # number of overall hits
system.cpu.icache.overall_miss_latency 40432000 # number of overall miss cycles
system.cpu.icache.overall_miss_rate 0.000001 # miss rate for overall accesses
system.cpu.icache.overall_misses 721 # number of overall misses
system.cpu.icache.overall_misses 722 # number of overall misses
system.cpu.icache.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency 38213000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency 38266000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate 0.000001 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses 721 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses 722 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.icache.replacements 4 # number of replacements
system.cpu.icache.sampled_refs 721 # Sample count of references to valid blocks.
system.cpu.icache.sampled_refs 722 # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse 659.162719 # Cycle average of tags in use
system.cpu.icache.total_refs 1186515973 # Total number of references to valid blocks.
system.cpu.icache.tagsinuse 660.162690 # Cycle average of tags in use
system.cpu.icache.total_refs 1186515981 # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.idle_fraction 0 # Percentage of idle cycles
@ -134,16 +134,16 @@ system.cpu.l2cache.ReadExReq_misses 247042 # nu
system.cpu.l2cache.ReadExReq_mshr_miss_latency 9881680000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses 247042 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadReq_accesses 198530 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses 198531 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_avg_miss_latency 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_hits 165128 # number of ReadReq hits
system.cpu.l2cache.ReadReq_miss_latency 1736904000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_rate 0.168247 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses 33402 # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 1336080000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.168247 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_misses 33402 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_miss_latency 1736956000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_rate 0.168251 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses 33403 # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 1336120000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.168251 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_misses 33403 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_accesses 65104 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_avg_miss_latency 52000 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 40000 # average UpgradeReq mshr miss latency
@ -157,50 +157,50 @@ system.cpu.l2cache.Writeback_accesses 308934 # nu
system.cpu.l2cache.Writeback_hits 308934 # number of Writeback hits
system.cpu.l2cache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu.l2cache.avg_refs 3.437930 # Average number of references to valid blocks.
system.cpu.l2cache.avg_refs 3.437895 # Average number of references to valid blocks.
system.cpu.l2cache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.demand_accesses 445572 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses 445573 # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_hits 165128 # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency 14583088000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate 0.629402 # miss rate for demand accesses
system.cpu.l2cache.demand_misses 280444 # number of demand (read+write) misses
system.cpu.l2cache.demand_miss_latency 14583140000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate 0.629403 # miss rate for demand accesses
system.cpu.l2cache.demand_misses 280445 # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency 11217760000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate 0.629402 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses 280444 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_miss_latency 11217800000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate 0.629403 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses 280445 # number of demand (read+write) MSHR misses
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.overall_accesses 445572 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses 445573 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.l2cache.overall_hits 165128 # number of overall hits
system.cpu.l2cache.overall_miss_latency 14583088000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate 0.629402 # miss rate for overall accesses
system.cpu.l2cache.overall_misses 280444 # number of overall misses
system.cpu.l2cache.overall_miss_latency 14583140000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate 0.629403 # miss rate for overall accesses
system.cpu.l2cache.overall_misses 280445 # number of overall misses
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency 11217760000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate 0.629402 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses 280444 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_miss_latency 11217800000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate 0.629403 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses 280445 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.l2cache.replacements 82238 # number of replacements
system.cpu.l2cache.sampled_refs 97728 # Sample count of references to valid blocks.
system.cpu.l2cache.replacements 82239 # number of replacements
system.cpu.l2cache.sampled_refs 97729 # Sample count of references to valid blocks.
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.tagsinuse 16489.299090 # Cycle average of tags in use
system.cpu.l2cache.tagsinuse 16489.401861 # Cycle average of tags in use
system.cpu.l2cache.total_refs 335982 # Total number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks 61724 # number of writebacks
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.numCycles 3629793342 # number of cpu cycles simulated
system.cpu.num_insts 1619365942 # Number of instructions executed
system.cpu.numCycles 3629793470 # number of cpu cycles simulated
system.cpu.num_insts 1619365954 # Number of instructions executed
system.cpu.num_refs 607228174 # Number of memory references
system.cpu.workload.PROG:num_syscalls 48 # Number of system calls

10
tests/long/10.mcf/ref/x86/linux/simple-atomic/simout
View file

@ -5,10 +5,10 @@ The Regents of The University of Michigan
All Rights Reserved
M5 compiled Apr 8 2009 12:30:02
M5 revision 233a4a1a6110 6024 default qtip tip test_unifytlb.diff
M5 started Apr 8 2009 13:07:56
M5 executing on maize
M5 compiled Apr 12 2009 13:26:17
M5 revision 8c874c02878a 6042 default qtip tip cpuidfixstats.patch
M5 started Apr 12 2009 13:27:47
M5 executing on tater
command line: build/X86_SE/m5.fast -d build/X86_SE/tests/fast/long/10.mcf/x86/linux/simple-atomic -re tests/run.py build/X86_SE/tests/fast/long/10.mcf/x86/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
@ -28,4 +28,4 @@ simplex iterations : 2663
flow value : 3080014995
checksum : 68389
optimal
Exiting @ tick 164697191500 because target called exit()
Exiting @ tick 164697199000 because target called exit()

16
tests/long/10.mcf/ref/x86/linux/simple-atomic/stats.txt
View file

@ -1,17 +1,17 @@
---------- Begin Simulation Statistics ----------
host_inst_rate 2496453 # Simulator instruction rate (inst/s)
host_mem_usage 334252 # Number of bytes of host memory used
host_seconds 108.03 # Real time elapsed on the host
host_tick_rate 1524575559 # Simulator tick rate (ticks/s)
host_inst_rate 991817 # Simulator instruction rate (inst/s)
host_mem_usage 331908 # Number of bytes of host memory used
host_seconds 271.91 # Real time elapsed on the host
host_tick_rate 605700319 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 269686773 # Number of instructions simulated
sim_insts 269686785 # Number of instructions simulated
sim_seconds 0.164697 # Number of seconds simulated
sim_ticks 164697191500 # Number of ticks simulated
sim_ticks 164697199000 # Number of ticks simulated
system.cpu.idle_fraction 0 # Percentage of idle cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.numCycles 329394384 # number of cpu cycles simulated
system.cpu.num_insts 269686773 # Number of instructions executed
system.cpu.numCycles 329394399 # number of cpu cycles simulated
system.cpu.num_insts 269686785 # Number of instructions executed
system.cpu.num_refs 122219131 # Number of memory references
system.cpu.workload.PROG:num_syscalls 444 # Number of system calls

10
tests/long/10.mcf/ref/x86/linux/simple-timing/simout
View file

@ -5,10 +5,10 @@ The Regents of The University of Michigan
All Rights Reserved
M5 compiled Apr 8 2009 12:30:02
M5 revision 233a4a1a6110 6024 default qtip tip test_unifytlb.diff
M5 started Apr 8 2009 12:50:00
M5 executing on maize
M5 compiled Apr 12 2009 13:26:17
M5 revision 8c874c02878a 6042 default qtip tip cpuidfixstats.patch
M5 started Apr 12 2009 13:27:47
M5 executing on tater
command line: build/X86_SE/m5.fast -d build/X86_SE/tests/fast/long/10.mcf/x86/linux/simple-timing -re tests/run.py build/X86_SE/tests/fast/long/10.mcf/x86/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
@ -28,4 +28,4 @@ simplex iterations : 2663
flow value : 3080014995
checksum : 68389
optimal
Exiting @ tick 381620498000 because target called exit()
Exiting @ tick 381620562000 because target called exit()

116
tests/long/10.mcf/ref/x86/linux/simple-timing/stats.txt
View file

@ -1,13 +1,13 @@
---------- Begin Simulation Statistics ----------
host_inst_rate 1552325 # Simulator instruction rate (inst/s)
host_mem_usage 341792 # Number of bytes of host memory used
host_seconds 173.73 # Real time elapsed on the host
host_tick_rate 2196615579 # Simulator tick rate (ticks/s)
host_inst_rate 614932 # Simulator instruction rate (inst/s)
host_mem_usage 339532 # Number of bytes of host memory used
host_seconds 438.56 # Real time elapsed on the host
host_tick_rate 870160390 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 269686773 # Number of instructions simulated
sim_seconds 0.381620 # Number of seconds simulated
sim_ticks 381620498000 # Number of ticks simulated
sim_insts 269686785 # Number of instructions simulated
sim_seconds 0.381621 # Number of seconds simulated
sim_ticks 381620562000 # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses 90779443 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 15899.099984 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 12899.099984 # average ReadReq mshr miss latency
@ -67,61 +67,61 @@ system.cpu.dcache.overall_mshr_uncacheable_misses 0
system.cpu.dcache.replacements 2049944 # number of replacements
system.cpu.dcache.sampled_refs 2054040 # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse 4079.427520 # Cycle average of tags in use
system.cpu.dcache.tagsinuse 4079.426853 # Cycle average of tags in use
system.cpu.dcache.total_refs 120165153 # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle 127225609000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.warmup_cycle 127225673000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 229129 # number of writebacks
system.cpu.icache.ReadReq_accesses 217696163 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses 217696172 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 56000 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 53000 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits 217695356 # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency 45192000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_hits 217695364 # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency 45248000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate 0.000004 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses 807 # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency 42771000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_misses 808 # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency 42824000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.000004 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses 807 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses 808 # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu.icache.avg_refs 269758.805452 # Average number of references to valid blocks.
system.cpu.icache.avg_refs 269424.955446 # Average number of references to valid blocks.
system.cpu.icache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.demand_accesses 217696163 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses 217696172 # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 56000 # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 53000 # average overall mshr miss latency
system.cpu.icache.demand_hits 217695356 # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency 45192000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_hits 217695364 # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency 45248000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate 0.000004 # miss rate for demand accesses
system.cpu.icache.demand_misses 807 # number of demand (read+write) misses
system.cpu.icache.demand_misses 808 # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency 42771000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency 42824000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate 0.000004 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses 807 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses 808 # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.overall_accesses 217696163 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses 217696172 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 56000 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 53000 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.icache.overall_hits 217695356 # number of overall hits
system.cpu.icache.overall_miss_latency 45192000 # number of overall miss cycles
system.cpu.icache.overall_hits 217695364 # number of overall hits
system.cpu.icache.overall_miss_latency 45248000 # number of overall miss cycles
system.cpu.icache.overall_miss_rate 0.000004 # miss rate for overall accesses
system.cpu.icache.overall_misses 807 # number of overall misses
system.cpu.icache.overall_misses 808 # number of overall misses
system.cpu.icache.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency 42771000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency 42824000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate 0.000004 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses 807 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses 808 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.icache.replacements 24 # number of replacements
system.cpu.icache.sampled_refs 807 # Sample count of references to valid blocks.
system.cpu.icache.sampled_refs 808 # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse 666.511426 # Cycle average of tags in use
system.cpu.icache.total_refs 217695356 # Total number of references to valid blocks.
system.cpu.icache.tagsinuse 667.511289 # Cycle average of tags in use
system.cpu.icache.total_refs 217695364 # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.idle_fraction 0 # Percentage of idle cycles
@ -134,16 +134,16 @@ system.cpu.l2cache.ReadExReq_misses 103852 # nu
system.cpu.l2cache.ReadExReq_mshr_miss_latency 4154080000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses 103852 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadReq_accesses 1950995 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses 1950996 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_avg_miss_latency 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_hits 1862007 # number of ReadReq hits
system.cpu.l2cache.ReadReq_miss_latency 4627376000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency 4627428000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_rate 0.045612 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses 88988 # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 3559520000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_misses 88989 # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 3559560000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.045612 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_misses 88988 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses 88989 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_accesses 125325 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_avg_miss_latency 51990.456812 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 40000 # average UpgradeReq mshr miss latency
@ -157,50 +157,50 @@ system.cpu.l2cache.Writeback_accesses 229129 # nu
system.cpu.l2cache.Writeback_hits 229129 # number of Writeback hits
system.cpu.l2cache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu.l2cache.avg_refs 13.678221 # Average number of references to valid blocks.
system.cpu.l2cache.avg_refs 13.678118 # Average number of references to valid blocks.
system.cpu.l2cache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.demand_accesses 2054847 # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency 52000.160755 # average overall miss latency
system.cpu.l2cache.demand_accesses 2054848 # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency 52000.160754 # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_hits 1862007 # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency 10027711000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate 0.093846 # miss rate for demand accesses
system.cpu.l2cache.demand_misses 192840 # number of demand (read+write) misses
system.cpu.l2cache.demand_miss_latency 10027763000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate 0.093847 # miss rate for demand accesses
system.cpu.l2cache.demand_misses 192841 # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency 7713600000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate 0.093846 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses 192840 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_miss_latency 7713640000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate 0.093847 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses 192841 # number of demand (read+write) MSHR misses
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.overall_accesses 2054847 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 52000.160755 # average overall miss latency
system.cpu.l2cache.overall_accesses 2054848 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 52000.160754 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.l2cache.overall_hits 1862007 # number of overall hits
system.cpu.l2cache.overall_miss_latency 10027711000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate 0.093846 # miss rate for overall accesses
system.cpu.l2cache.overall_misses 192840 # number of overall misses
system.cpu.l2cache.overall_miss_latency 10027763000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate 0.093847 # miss rate for overall accesses
system.cpu.l2cache.overall_misses 192841 # number of overall misses
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency 7713600000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate 0.093846 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses 192840 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_miss_latency 7713640000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate 0.093847 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses 192841 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.l2cache.replacements 108885 # number of replacements
system.cpu.l2cache.sampled_refs 132827 # Sample count of references to valid blocks.
system.cpu.l2cache.replacements 108886 # number of replacements
system.cpu.l2cache.sampled_refs 132828 # Sample count of references to valid blocks.
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.tagsinuse 18002.978067 # Cycle average of tags in use
system.cpu.l2cache.tagsinuse 18003.313178 # Cycle average of tags in use
system.cpu.l2cache.total_refs 1816837 # Total number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks 70892 # number of writebacks
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.numCycles 763240996 # number of cpu cycles simulated
system.cpu.num_insts 269686773 # Number of instructions executed
system.cpu.numCycles 763241124 # number of cpu cycles simulated
system.cpu.num_insts 269686785 # Number of instructions executed
system.cpu.num_refs 122219131 # Number of memory references
system.cpu.workload.PROG:num_syscalls 444 # Number of system calls

10
tests/long/20.parser/ref/x86/linux/simple-atomic/simout
View file

@ -5,10 +5,10 @@ The Regents of The University of Michigan
All Rights Reserved
M5 compiled Apr 8 2009 12:30:02
M5 revision 233a4a1a6110 6024 default qtip tip test_unifytlb.diff
M5 started Apr 8 2009 12:52:55
M5 executing on maize
M5 compiled Apr 12 2009 13:26:17
M5 revision 8c874c02878a 6042 default qtip tip cpuidfixstats.patch
M5 started Apr 12 2009 13:27:47
M5 executing on tater
command line: build/X86_SE/m5.fast -d build/X86_SE/tests/fast/long/20.parser/x86/linux/simple-atomic -re tests/run.py build/X86_SE/tests/fast/long/20.parser/x86/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
@ -74,4 +74,4 @@ info: Increasing stack size by one page.
about 2 million people attended
the five best costumes got prizes
No errors!
Exiting @ tick 868476152500 because target called exit()
Exiting @ tick 868476160000 because target called exit()

16
tests/long/20.parser/ref/x86/linux/simple-atomic/stats.txt
View file

@ -1,17 +1,17 @@
---------- Begin Simulation Statistics ----------
host_inst_rate 2610049 # Simulator instruction rate (inst/s)
host_mem_usage 203408 # Number of bytes of host memory used
host_seconds 572.97 # Real time elapsed on the host
host_tick_rate 1515741316 # Simulator tick rate (ticks/s)
host_inst_rate 1354692 # Simulator instruction rate (inst/s)
host_mem_usage 201092 # Number of bytes of host memory used
host_seconds 1103.93 # Real time elapsed on the host
host_tick_rate 786714284 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 1495482356 # Number of instructions simulated
sim_insts 1495482368 # Number of instructions simulated
sim_seconds 0.868476 # Number of seconds simulated
sim_ticks 868476152500 # Number of ticks simulated
sim_ticks 868476160000 # Number of ticks simulated
system.cpu.idle_fraction 0 # Percentage of idle cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.numCycles 1736952306 # number of cpu cycles simulated
system.cpu.num_insts 1495482356 # Number of instructions executed
system.cpu.numCycles 1736952321 # number of cpu cycles simulated
system.cpu.num_insts 1495482368 # Number of instructions executed
system.cpu.num_refs 533262337 # Number of memory references
system.cpu.workload.PROG:num_syscalls 551 # Number of system calls

10
tests/long/20.parser/ref/x86/linux/simple-timing/simout
View file

@ -5,10 +5,10 @@ The Regents of The University of Michigan
All Rights Reserved
M5 compiled Apr 8 2009 12:30:02
M5 revision 233a4a1a6110 6024 default qtip tip test_unifytlb.diff
M5 started Apr 8 2009 12:55:56
M5 executing on maize
M5 compiled Apr 12 2009 13:26:17
M5 revision 8c874c02878a 6042 default qtip tip cpuidfixstats.patch
M5 started Apr 12 2009 13:27:47
M5 executing on tater
command line: build/X86_SE/m5.fast -d build/X86_SE/tests/fast/long/20.parser/x86/linux/simple-timing -re tests/run.py build/X86_SE/tests/fast/long/20.parser/x86/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
@ -74,4 +74,4 @@ info: Increasing stack size by one page.
about 2 million people attended
the five best costumes got prizes
No errors!
Exiting @ tick 1722352498000 because target called exit()
Exiting @ tick 1722352562000 because target called exit()

118
tests/long/20.parser/ref/x86/linux/simple-timing/stats.txt
View file

@ -1,13 +1,13 @@
---------- Begin Simulation Statistics ----------
host_inst_rate 1776301 # Simulator instruction rate (inst/s)
host_mem_usage 210956 # Number of bytes of host memory used
host_seconds 841.91 # Real time elapsed on the host
host_tick_rate 2045771672 # Simulator tick rate (ticks/s)
host_inst_rate 965325 # Simulator instruction rate (inst/s)
host_mem_usage 208960 # Number of bytes of host memory used
host_seconds 1549.20 # Real time elapsed on the host
host_tick_rate 1111767915 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 1495482356 # Number of instructions simulated
sim_seconds 1.722352 # Number of seconds simulated
sim_ticks 1722352498000 # Number of ticks simulated
sim_insts 1495482368 # Number of instructions simulated
sim_seconds 1.722353 # Number of seconds simulated
sim_ticks 1722352562000 # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses 384102182 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 24147.662775 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 21147.661617 # average ReadReq mshr miss latency
@ -67,61 +67,61 @@ system.cpu.dcache.overall_mshr_uncacheable_misses 0
system.cpu.dcache.replacements 2513875 # number of replacements
system.cpu.dcache.sampled_refs 2517971 # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse 4086.831321 # Cycle average of tags in use
system.cpu.dcache.tagsinuse 4086.831173 # Cycle average of tags in use
system.cpu.dcache.total_refs 530744411 # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle 8217698000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.warmup_cycle 8217762000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 1463913 # number of writebacks
system.cpu.icache.ReadReq_accesses 1068347064 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 48415.215073 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 45415.215073 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits 1068344251 # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency 136192000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses 1068347073 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 48417.910448 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 45417.910448 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits 1068344259 # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency 136248000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate 0.000003 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses 2813 # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency 127753000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_misses 2814 # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency 127806000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.000003 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses 2813 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses 2814 # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu.icache.avg_refs 379788.215784 # Average number of references to valid blocks.
system.cpu.icache.avg_refs 379653.254797 # Average number of references to valid blocks.
system.cpu.icache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.demand_accesses 1068347064 # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 48415.215073 # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 45415.215073 # average overall mshr miss latency
system.cpu.icache.demand_hits 1068344251 # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency 136192000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_accesses 1068347073 # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 48417.910448 # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 45417.910448 # average overall mshr miss latency
system.cpu.icache.demand_hits 1068344259 # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency 136248000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate 0.000003 # miss rate for demand accesses
system.cpu.icache.demand_misses 2813 # number of demand (read+write) misses
system.cpu.icache.demand_misses 2814 # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency 127753000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency 127806000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate 0.000003 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses 2813 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses 2814 # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.overall_accesses 1068347064 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 48415.215073 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 45415.215073 # average overall mshr miss latency
system.cpu.icache.overall_accesses 1068347073 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 48417.910448 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 45417.910448 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.icache.overall_hits 1068344251 # number of overall hits
system.cpu.icache.overall_miss_latency 136192000 # number of overall miss cycles
system.cpu.icache.overall_hits 1068344259 # number of overall hits
system.cpu.icache.overall_miss_latency 136248000 # number of overall miss cycles
system.cpu.icache.overall_miss_rate 0.000003 # miss rate for overall accesses
system.cpu.icache.overall_misses 2813 # number of overall misses
system.cpu.icache.overall_misses 2814 # number of overall misses
system.cpu.icache.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency 127753000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency 127806000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate 0.000003 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses 2813 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses 2814 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.icache.replacements 1253 # number of replacements
system.cpu.icache.sampled_refs 2813 # Sample count of references to valid blocks.
system.cpu.icache.sampled_refs 2814 # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse 886.488028 # Cycle average of tags in use
system.cpu.icache.total_refs 1068344251 # Total number of references to valid blocks.
system.cpu.icache.tagsinuse 887.487990 # Cycle average of tags in use
system.cpu.icache.total_refs 1068344259 # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.idle_fraction 0 # Percentage of idle cycles
@ -134,16 +134,16 @@ system.cpu.l2cache.ReadExReq_misses 791158 # nu
system.cpu.l2cache.ReadExReq_mshr_miss_latency 31646320000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses 791158 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadReq_accesses 1729626 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses 1729627 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_avg_miss_latency 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_hits 1310104 # number of ReadReq hits
system.cpu.l2cache.ReadReq_miss_latency 21815144000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency 21815196000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_rate 0.242551 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses 419522 # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 16780880000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_misses 419523 # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 16780920000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.242551 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_misses 419522 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses 419523 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_accesses 674990 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_avg_miss_latency 51989.214655 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 40000 # average UpgradeReq mshr miss latency
@ -157,50 +157,50 @@ system.cpu.l2cache.Writeback_accesses 1463913 # nu
system.cpu.l2cache.Writeback_hits 1463913 # number of Writeback hits
system.cpu.l2cache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu.l2cache.avg_refs 3.428071 # Average number of references to valid blocks.
system.cpu.l2cache.avg_refs 3.428066 # Average number of references to valid blocks.
system.cpu.l2cache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.demand_accesses 2520784 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses 2520785 # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency 52000.009499 # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_hits 1310104 # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency 62955371500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency 62955423500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate 0.480279 # miss rate for demand accesses
system.cpu.l2cache.demand_misses 1210680 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses 1210681 # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency 48427200000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency 48427240000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate 0.480279 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses 1210680 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses 1210681 # number of demand (read+write) MSHR misses
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.overall_accesses 2520784 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses 2520785 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 52000.009499 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.l2cache.overall_hits 1310104 # number of overall hits
system.cpu.l2cache.overall_miss_latency 62955371500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency 62955423500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate 0.480279 # miss rate for overall accesses
system.cpu.l2cache.overall_misses 1210680 # number of overall misses
system.cpu.l2cache.overall_misses 1210681 # number of overall misses
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency 48427200000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency 48427240000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate 0.480279 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses 1210680 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses 1210681 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.l2cache.replacements 663512 # number of replacements
system.cpu.l2cache.sampled_refs 679920 # Sample count of references to valid blocks.
system.cpu.l2cache.replacements 663513 # number of replacements
system.cpu.l2cache.sampled_refs 679921 # Sample count of references to valid blocks.
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.tagsinuse 17216.029598 # Cycle average of tags in use
system.cpu.l2cache.tagsinuse 17216.037197 # Cycle average of tags in use
system.cpu.l2cache.total_refs 2330814 # Total number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 921771430000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.warmup_cycle 921771494000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks 481430 # number of writebacks
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.numCycles 3444704996 # number of cpu cycles simulated
system.cpu.num_insts 1495482356 # Number of instructions executed
system.cpu.numCycles 3444705124 # number of cpu cycles simulated
system.cpu.num_insts 1495482368 # Number of instructions executed
system.cpu.num_refs 533262337 # Number of memory references
system.cpu.workload.PROG:num_syscalls 551 # Number of system calls

10
tests/long/60.bzip2/ref/x86/linux/simple-atomic/simout
View file

@ -5,10 +5,10 @@ The Regents of The University of Michigan
All Rights Reserved
M5 compiled Apr 8 2009 12:30:02
M5 revision 233a4a1a6110 6024 default qtip tip test_unifytlb.diff
M5 started Apr 8 2009 13:09:24
M5 executing on maize
M5 compiled Apr 12 2009 13:26:17
M5 revision 8c874c02878a 6042 default qtip tip cpuidfixstats.patch
M5 started Apr 12 2009 13:27:47
M5 executing on tater
command line: build/X86_SE/m5.fast -d build/X86_SE/tests/fast/long/60.bzip2/x86/linux/simple-atomic -re tests/run.py build/X86_SE/tests/fast/long/60.bzip2/x86/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
@ -29,4 +29,4 @@ Uncompressing Data
Uncompressed data 1048576 bytes in length
Uncompressed data compared correctly
Tested 1MB buffer: OK!
Exiting @ tick 2829164056000 because target called exit()
Exiting @ tick 2829164063500 because target called exit()

16
tests/long/60.bzip2/ref/x86/linux/simple-atomic/stats.txt
View file

@ -1,17 +1,17 @@
---------- Begin Simulation Statistics ----------
host_inst_rate 2554726 # Simulator instruction rate (inst/s)
host_mem_usage 199616 # Number of bytes of host memory used
host_seconds 1821.40 # Real time elapsed on the host
host_tick_rate 1553291459 # Simulator tick rate (ticks/s)
host_inst_rate 1691472 # Simulator instruction rate (inst/s)
host_mem_usage 197552 # Number of bytes of host memory used
host_seconds 2750.96 # Real time elapsed on the host
host_tick_rate 1028427031 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 4653176258 # Number of instructions simulated
sim_insts 4653176270 # Number of instructions simulated
sim_seconds 2.829164 # Number of seconds simulated
sim_ticks 2829164056000 # Number of ticks simulated
sim_ticks 2829164063500 # Number of ticks simulated
system.cpu.idle_fraction 0 # Percentage of idle cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.numCycles 5658328113 # number of cpu cycles simulated
system.cpu.num_insts 4653176258 # Number of instructions executed
system.cpu.numCycles 5658328128 # number of cpu cycles simulated
system.cpu.num_insts 4653176270 # Number of instructions executed
system.cpu.num_refs 1677713078 # Number of memory references
system.cpu.workload.PROG:num_syscalls 46 # Number of system calls

10
tests/long/60.bzip2/ref/x86/linux/simple-timing/simout
View file

@ -5,10 +5,10 @@ The Regents of The University of Michigan
All Rights Reserved
M5 compiled Apr 8 2009 12:30:02
M5 revision 233a4a1a6110 6024 default qtip tip test_unifytlb.diff
M5 started Apr 8 2009 13:02:28
M5 executing on maize
M5 compiled Apr 12 2009 13:26:17
M5 revision 8c874c02878a 6042 default qtip tip cpuidfixstats.patch
M5 started Apr 12 2009 13:27:47
M5 executing on tater
command line: build/X86_SE/m5.fast -d build/X86_SE/tests/fast/long/60.bzip2/x86/linux/simple-timing -re tests/run.py build/X86_SE/tests/fast/long/60.bzip2/x86/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
@ -29,4 +29,4 @@ Uncompressing Data
Uncompressed data 1048576 bytes in length
Uncompressed data compared correctly
Tested 1MB buffer: OK!
Exiting @ tick 5988064029000 because target called exit()
Exiting @ tick 5988064038000 because target called exit()

40
tests/long/60.bzip2/ref/x86/linux/simple-timing/stats.txt
View file

@ -1,13 +1,13 @@
---------- Begin Simulation Statistics ----------
host_inst_rate 1632111 # Simulator instruction rate (inst/s)
host_mem_usage 207156 # Number of bytes of host memory used
host_seconds 2851.02 # Real time elapsed on the host
host_tick_rate 2100325473 # Simulator tick rate (ticks/s)
host_inst_rate 1124863 # Simulator instruction rate (inst/s)
host_mem_usage 205172 # Number of bytes of host memory used
host_seconds 4136.66 # Real time elapsed on the host
host_tick_rate 1447560054 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 4653176258 # Number of instructions simulated
sim_insts 4653176270 # Number of instructions simulated
sim_seconds 5.988064 # Number of seconds simulated
sim_ticks 5988064029000 # Number of ticks simulated
sim_ticks 5988064038000 # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses 1239184742 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 25017.713978 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 22017.713978 # average ReadReq mshr miss latency
@ -67,14 +67,14 @@ system.cpu.dcache.overall_mshr_uncacheable_misses 0
system.cpu.dcache.replacements 9108982 # number of replacements
system.cpu.dcache.sampled_refs 9113078 # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse 4084.778559 # Cycle average of tags in use
system.cpu.dcache.tagsinuse 4084.778553 # Cycle average of tags in use
system.cpu.dcache.total_refs 1668600000 # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle 58863922000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.warmup_cycle 58863931000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 2244013 # number of writebacks
system.cpu.icache.ReadReq_accesses 4013232881 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses 4013232890 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 56000 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 53000 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits 4013232206 # number of ReadReq hits
system.cpu.icache.ReadReq_hits 4013232215 # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency 37800000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate 0.000000 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses 675 # number of ReadReq misses
@ -83,16 +83,16 @@ system.cpu.icache.ReadReq_mshr_miss_rate 0.000000 # ms
system.cpu.icache.ReadReq_mshr_misses 675 # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu.icache.avg_refs 5945529.194074 # Average number of references to valid blocks.
system.cpu.icache.avg_refs 5945529.207407 # Average number of references to valid blocks.
system.cpu.icache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.demand_accesses 4013232881 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses 4013232890 # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 56000 # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 53000 # average overall mshr miss latency
system.cpu.icache.demand_hits 4013232206 # number of demand (read+write) hits
system.cpu.icache.demand_hits 4013232215 # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency 37800000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate 0.000000 # miss rate for demand accesses
system.cpu.icache.demand_misses 675 # number of demand (read+write) misses
@ -103,11 +103,11 @@ system.cpu.icache.demand_mshr_misses 675 # nu
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.overall_accesses 4013232881 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses 4013232890 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 56000 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 53000 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.icache.overall_hits 4013232206 # number of overall hits
system.cpu.icache.overall_hits 4013232215 # number of overall hits
system.cpu.icache.overall_miss_latency 37800000 # number of overall miss cycles
system.cpu.icache.overall_miss_rate 0.000000 # miss rate for overall accesses
system.cpu.icache.overall_misses 675 # number of overall misses
@ -121,7 +121,7 @@ system.cpu.icache.replacements 10 # nu
system.cpu.icache.sampled_refs 675 # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse 555.573306 # Cycle average of tags in use
system.cpu.icache.total_refs 4013232206 # Total number of references to valid blocks.
system.cpu.icache.total_refs 4013232215 # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.idle_fraction 0 # Percentage of idle cycles
@ -194,13 +194,13 @@ system.cpu.l2cache.overall_mshr_uncacheable_misses 0
system.cpu.l2cache.replacements 2772128 # number of replacements
system.cpu.l2cache.sampled_refs 2798338 # Sample count of references to valid blocks.
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.tagsinuse 25742.940427 # Cycle average of tags in use
system.cpu.l2cache.tagsinuse 25742.940388 # Cycle average of tags in use
system.cpu.l2cache.total_refs 6663406 # Total number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 4737814303000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.warmup_cycle 4737814312000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks 1199171 # number of writebacks
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.numCycles 11976128058 # number of cpu cycles simulated
system.cpu.num_insts 4653176258 # Number of instructions executed
system.cpu.numCycles 11976128076 # number of cpu cycles simulated
system.cpu.num_insts 4653176270 # Number of instructions executed
system.cpu.num_refs 1677713078 # Number of memory references
system.cpu.workload.PROG:num_syscalls 46 # Number of system calls

12
tests/long/70.twolf/ref/x86/linux/simple-atomic/simout
View file

@ -5,11 +5,13 @@ The Regents of The University of Michigan
All Rights Reserved
M5 compiled Apr 8 2009 12:30:02
M5 revision 233a4a1a6110 6024 default qtip tip test_unifytlb.diff
M5 started Apr 8 2009 12:58:24
M5 executing on maize
M5 compiled Apr 12 2009 13:26:17
M5 revision 8c874c02878a 6042 default qtip tip cpuidfixstats.patch
M5 started Apr 12 2009 13:27:47
M5 executing on tater
command line: build/X86_SE/m5.fast -d build/X86_SE/tests/fast/long/70.twolf/x86/linux/simple-atomic -re tests/run.py build/X86_SE/tests/fast/long/70.twolf/x86/linux/simple-atomic
Couldn't unlink build/X86_SE/tests/fast/long/70.twolf/x86/linux/simple-atomic/smred.sav
Couldn't unlink build/X86_SE/tests/fast/long/70.twolf/x86/linux/simple-atomic/smred.sv2
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
@ -27,4 +29,4 @@ info: Increasing stack size by one page.
76 77 78 79 80 81 82 83 84 85 86 87 88 89 90
91 92 93 94 95 96 97 98 99 100 101 102 103 104 105
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120
122 123 124 Exiting @ tick 130009234000 because target called exit()
122 123 124 Exiting @ tick 130009241500 because target called exit()

16
tests/long/70.twolf/ref/x86/linux/simple-atomic/stats.txt
View file

@ -1,17 +1,17 @@
---------- Begin Simulation Statistics ----------
host_inst_rate 2597593 # Simulator instruction rate (inst/s)
host_mem_usage 206992 # Number of bytes of host memory used
host_seconds 84.15 # Real time elapsed on the host
host_tick_rate 1544910141 # Simulator tick rate (ticks/s)
host_inst_rate 1002077 # Simulator instruction rate (inst/s)
host_mem_usage 204648 # Number of bytes of host memory used
host_seconds 218.14 # Real time elapsed on the host
host_tick_rate 595983507 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 218595300 # Number of instructions simulated
sim_insts 218595312 # Number of instructions simulated
sim_seconds 0.130009 # Number of seconds simulated
sim_ticks 130009234000 # Number of ticks simulated
sim_ticks 130009241500 # Number of ticks simulated
system.cpu.idle_fraction 0 # Percentage of idle cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.numCycles 260018469 # number of cpu cycles simulated
system.cpu.num_insts 218595300 # Number of instructions executed
system.cpu.numCycles 260018484 # number of cpu cycles simulated
system.cpu.num_insts 218595312 # Number of instructions executed
system.cpu.num_refs 77165298 # Number of memory references
system.cpu.workload.PROG:num_syscalls 400 # Number of system calls

12
tests/long/70.twolf/ref/x86/linux/simple-timing/simout
View file

@ -5,11 +5,13 @@ The Regents of The University of Michigan
All Rights Reserved
M5 compiled Apr 8 2009 12:30:02
M5 revision 233a4a1a6110 6024 default qtip tip test_unifytlb.diff
M5 started Apr 8 2009 13:09:44
M5 executing on maize
M5 compiled Apr 12 2009 13:26:17
M5 revision 8c874c02878a 6042 default qtip tip cpuidfixstats.patch
M5 started Apr 12 2009 13:27:47
M5 executing on tater
command line: build/X86_SE/m5.fast -d build/X86_SE/tests/fast/long/70.twolf/x86/linux/simple-timing -re tests/run.py build/X86_SE/tests/fast/long/70.twolf/x86/linux/simple-timing
Couldn't unlink build/X86_SE/tests/fast/long/70.twolf/x86/linux/simple-timing/smred.sav
Couldn't unlink build/X86_SE/tests/fast/long/70.twolf/x86/linux/simple-timing/smred.sv2
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
@ -27,4 +29,4 @@ info: Increasing stack size by one page.
76 77 78 79 80 81 82 83 84 85 86 87 88 89 90
91 92 93 94 95 96 97 98 99 100 101 102 103 104 105
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120
122 123 124 Exiting @ tick 250945484000 because target called exit()
122 123 124 Exiting @ tick 250945548000 because target called exit()

132
tests/long/70.twolf/ref/x86/linux/simple-timing/stats.txt
View file

@ -1,13 +1,13 @@
---------- Begin Simulation Statistics ----------
host_inst_rate 1718028 # Simulator instruction rate (inst/s)
host_mem_usage 214564 # Number of bytes of host memory used
host_seconds 127.24 # Real time elapsed on the host
host_tick_rate 1972277446 # Simulator tick rate (ticks/s)
host_inst_rate 659365 # Simulator instruction rate (inst/s)
host_mem_usage 212548 # Number of bytes of host memory used
host_seconds 331.52 # Real time elapsed on the host
host_tick_rate 756945311 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 218595300 # Number of instructions simulated
sim_seconds 0.250945 # Number of seconds simulated
sim_ticks 250945484000 # Number of ticks simulated
sim_insts 218595312 # Number of instructions simulated
sim_seconds 0.250946 # Number of seconds simulated
sim_ticks 250945548000 # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses 56649600 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 55873.040752 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 52873.040752 # average ReadReq mshr miss latency
@ -67,61 +67,61 @@ system.cpu.dcache.overall_mshr_uncacheable_misses 0
system.cpu.dcache.replacements 27 # number of replacements
system.cpu.dcache.sampled_refs 1894 # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse 1362.582924 # Cycle average of tags in use
system.cpu.dcache.tagsinuse 1362.582602 # Cycle average of tags in use
system.cpu.dcache.total_refs 77163435 # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 2 # number of writebacks
system.cpu.icache.ReadReq_accesses 173494366 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 39408.800341 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 36408.693799 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits 173489673 # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency 184945500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses 173494375 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 39412.334896 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 36412.228377 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits 173489681 # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency 185001500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate 0.000027 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses 4693 # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency 170866000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_misses 4694 # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency 170919000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.000027 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses 4693 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses 4694 # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu.icache.avg_refs 36967.754741 # Average number of references to valid blocks.
system.cpu.icache.avg_refs 36959.880912 # Average number of references to valid blocks.
system.cpu.icache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.demand_accesses 173494366 # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 39408.800341 # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 36408.693799 # average overall mshr miss latency
system.cpu.icache.demand_hits 173489673 # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency 184945500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_accesses 173494375 # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 39412.334896 # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 36412.228377 # average overall mshr miss latency
system.cpu.icache.demand_hits 173489681 # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency 185001500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate 0.000027 # miss rate for demand accesses
system.cpu.icache.demand_misses 4693 # number of demand (read+write) misses
system.cpu.icache.demand_misses 4694 # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency 170866000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency 170919000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate 0.000027 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses 4693 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses 4694 # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.overall_accesses 173494366 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 39408.800341 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 36408.693799 # average overall mshr miss latency
system.cpu.icache.overall_accesses 173494375 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 39412.334896 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 36412.228377 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.icache.overall_hits 173489673 # number of overall hits
system.cpu.icache.overall_miss_latency 184945500 # number of overall miss cycles
system.cpu.icache.overall_hits 173489681 # number of overall hits
system.cpu.icache.overall_miss_latency 185001500 # number of overall miss cycles
system.cpu.icache.overall_miss_rate 0.000027 # miss rate for overall accesses
system.cpu.icache.overall_misses 4693 # number of overall misses
system.cpu.icache.overall_misses 4694 # number of overall misses
system.cpu.icache.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency 170866000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency 170919000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate 0.000027 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses 4693 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses 4694 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.icache.replacements 2835 # number of replacements
system.cpu.icache.sampled_refs 4693 # Sample count of references to valid blocks.
system.cpu.icache.replacements 2836 # number of replacements
system.cpu.icache.sampled_refs 4694 # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse 1454.285546 # Cycle average of tags in use
system.cpu.icache.total_refs 173489673 # Total number of references to valid blocks.
system.cpu.icache.tagsinuse 1455.283981 # Cycle average of tags in use
system.cpu.icache.total_refs 173489681 # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.idle_fraction 0 # Percentage of idle cycles
@ -134,16 +134,16 @@ system.cpu.l2cache.ReadExReq_misses 1575 # nu
system.cpu.l2cache.ReadExReq_mshr_miss_latency 63000000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses 1575 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadReq_accesses 5012 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_avg_miss_latency 52002.058917 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_accesses 5013 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_avg_miss_latency 52002.058265 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_hits 1855 # number of ReadReq hits
system.cpu.l2cache.ReadReq_miss_latency 164170500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_rate 0.629888 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses 3157 # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 126280000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.629888 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_misses 3157 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_miss_latency 164222500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_rate 0.629962 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses 3158 # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 126320000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.629962 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_misses 3158 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_accesses 26 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_avg_miss_latency 52000 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 40000 # average UpgradeReq mshr miss latency
@ -157,50 +157,50 @@ system.cpu.l2cache.Writeback_accesses 2 # nu
system.cpu.l2cache.Writeback_hits 2 # number of Writeback hits
system.cpu.l2cache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu.l2cache.avg_refs 0.592084 # Average number of references to valid blocks.
system.cpu.l2cache.avg_refs 0.591895 # Average number of references to valid blocks.
system.cpu.l2cache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.demand_accesses 6587 # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency 52001.373626 # average overall miss latency
system.cpu.l2cache.demand_accesses 6588 # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency 52001.373336 # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_hits 1855 # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency 246070500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate 0.718385 # miss rate for demand accesses
system.cpu.l2cache.demand_misses 4732 # number of demand (read+write) misses
system.cpu.l2cache.demand_miss_latency 246122500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate 0.718427 # miss rate for demand accesses
system.cpu.l2cache.demand_misses 4733 # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency 189280000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate 0.718385 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses 4732 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_miss_latency 189320000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate 0.718427 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses 4733 # number of demand (read+write) MSHR misses
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.overall_accesses 6587 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 52001.373626 # average overall miss latency
system.cpu.l2cache.overall_accesses 6588 # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency 52001.373336 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.l2cache.overall_hits 1855 # number of overall hits
system.cpu.l2cache.overall_miss_latency 246070500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate 0.718385 # miss rate for overall accesses
system.cpu.l2cache.overall_misses 4732 # number of overall misses
system.cpu.l2cache.overall_miss_latency 246122500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate 0.718427 # miss rate for overall accesses
system.cpu.l2cache.overall_misses 4733 # number of overall misses
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency 189280000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate 0.718385 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses 4732 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_miss_latency 189320000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate 0.718427 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses 4733 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.l2cache.replacements 0 # number of replacements
system.cpu.l2cache.sampled_refs 3133 # Sample count of references to valid blocks.
system.cpu.l2cache.sampled_refs 3134 # Sample count of references to valid blocks.
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.tagsinuse 2032.147267 # Cycle average of tags in use
system.cpu.l2cache.tagsinuse 2033.146717 # Cycle average of tags in use
system.cpu.l2cache.total_refs 1855 # Total number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks 0 # number of writebacks
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.numCycles 501890968 # number of cpu cycles simulated
system.cpu.num_insts 218595300 # Number of instructions executed
system.cpu.numCycles 501891096 # number of cpu cycles simulated
system.cpu.num_insts 218595312 # Number of instructions executed
system.cpu.num_refs 77165298 # Number of memory references
system.cpu.workload.PROG:num_syscalls 400 # Number of system calls

10
tests/quick/00.hello/ref/x86/linux/simple-atomic/simout
View file

@ -5,12 +5,12 @@ The Regents of The University of Michigan
All Rights Reserved
M5 compiled Apr 8 2009 12:30:02
M5 revision 233a4a1a6110 6024 default qtip tip test_unifytlb.diff
M5 started Apr 8 2009 12:59:49
M5 executing on maize
M5 compiled Apr 12 2009 13:26:17
M5 revision 8c874c02878a 6042 default qtip tip cpuidfixstats.patch
M5 started Apr 12 2009 13:27:47
M5 executing on tater
command line: build/X86_SE/m5.fast -d build/X86_SE/tests/fast/quick/00.hello/x86/linux/simple-atomic -re tests/run.py build/X86_SE/tests/fast/quick/00.hello/x86/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
Hello world!
Exiting @ tick 5484500 because target called exit()
Exiting @ tick 5491500 because target called exit()

16
tests/quick/00.hello/ref/x86/linux/simple-atomic/stats.txt
View file

@ -1,17 +1,17 @@
---------- Begin Simulation Statistics ----------
host_inst_rate 250793 # Simulator instruction rate (inst/s)
host_mem_usage 195416 # Number of bytes of host memory used
host_seconds 0.04 # Real time elapsed on the host
host_tick_rate 144131714 # Simulator tick rate (ticks/s)
host_inst_rate 114267 # Simulator instruction rate (inst/s)
host_mem_usage 193116 # Number of bytes of host memory used
host_seconds 0.08 # Real time elapsed on the host
host_tick_rate 65956833 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 9484 # Number of instructions simulated
sim_insts 9494 # Number of instructions simulated
sim_seconds 0.000005 # Number of seconds simulated
sim_ticks 5484500 # Number of ticks simulated
sim_ticks 5491500 # Number of ticks simulated
system.cpu.idle_fraction 0 # Percentage of idle cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.numCycles 10970 # number of cpu cycles simulated
system.cpu.num_insts 9484 # Number of instructions executed
system.cpu.numCycles 10984 # number of cpu cycles simulated
system.cpu.num_insts 9494 # Number of instructions executed
system.cpu.num_refs 1987 # Number of memory references
system.cpu.workload.PROG:num_syscalls 11 # Number of system calls

10
tests/quick/00.hello/ref/x86/linux/simple-timing/simout
View file

@ -5,12 +5,12 @@ The Regents of The University of Michigan
All Rights Reserved
M5 compiled Apr 8 2009 12:30:02
M5 revision 233a4a1a6110 6024 default qtip tip test_unifytlb.diff
M5 started Apr 8 2009 13:09:24
M5 executing on maize
M5 compiled Apr 12 2009 13:26:17
M5 revision 8c874c02878a 6042 default qtip tip cpuidfixstats.patch
M5 started Apr 12 2009 13:32:19
M5 executing on tater
command line: build/X86_SE/m5.fast -d build/X86_SE/tests/fast/quick/00.hello/x86/linux/simple-timing -re tests/run.py build/X86_SE/tests/fast/quick/00.hello/x86/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
Hello world!
Exiting @ tick 29717000 because target called exit()
Exiting @ tick 29731000 because target called exit()

50
tests/quick/00.hello/ref/x86/linux/simple-timing/stats.txt
View file

@ -1,13 +1,13 @@
---------- Begin Simulation Statistics ----------
host_inst_rate 171022 # Simulator instruction rate (inst/s)
host_mem_usage 202960 # Number of bytes of host memory used
host_seconds 0.06 # Real time elapsed on the host
host_tick_rate 533375213 # Simulator tick rate (ticks/s)
host_inst_rate 99388 # Simulator instruction rate (inst/s)
host_mem_usage 200700 # Number of bytes of host memory used
host_seconds 0.10 # Real time elapsed on the host
host_tick_rate 310581132 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 9484 # Number of instructions simulated
sim_insts 9494 # Number of instructions simulated
sim_seconds 0.000030 # Number of seconds simulated
sim_ticks 29717000 # Number of ticks simulated
sim_ticks 29731000 # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses 1053 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 56000 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 53000 # average ReadReq mshr miss latency
@ -67,61 +67,61 @@ system.cpu.dcache.overall_mshr_uncacheable_misses 0
system.cpu.dcache.replacements 0 # number of replacements
system.cpu.dcache.sampled_refs 133 # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse 80.867418 # Cycle average of tags in use
system.cpu.dcache.tagsinuse 80.872189 # Cycle average of tags in use
system.cpu.dcache.total_refs 1854 # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 0 # number of writebacks
system.cpu.icache.ReadReq_accesses 6873 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses 6887 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 55815.789474 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 52815.789474 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits 6645 # number of ReadReq hits
system.cpu.icache.ReadReq_hits 6659 # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency 12726000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate 0.033173 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate 0.033106 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses 228 # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency 12042000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.033173 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate 0.033106 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses 228 # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
system.cpu.icache.avg_refs 29.144737 # Average number of references to valid blocks.
system.cpu.icache.avg_refs 29.206140 # Average number of references to valid blocks.
system.cpu.icache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.demand_accesses 6873 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses 6887 # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 55815.789474 # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 52815.789474 # average overall mshr miss latency
system.cpu.icache.demand_hits 6645 # number of demand (read+write) hits
system.cpu.icache.demand_hits 6659 # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency 12726000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate 0.033173 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate 0.033106 # miss rate for demand accesses
system.cpu.icache.demand_misses 228 # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency 12042000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate 0.033173 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate 0.033106 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses 228 # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.overall_accesses 6873 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses 6887 # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 55815.789474 # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 52815.789474 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.icache.overall_hits 6645 # number of overall hits
system.cpu.icache.overall_hits 6659 # number of overall hits
system.cpu.icache.overall_miss_latency 12726000 # number of overall miss cycles
system.cpu.icache.overall_miss_rate 0.033173 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate 0.033106 # miss rate for overall accesses
system.cpu.icache.overall_misses 228 # number of overall misses
system.cpu.icache.overall_mshr_hits 0 # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency 12042000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate 0.033173 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate 0.033106 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses 228 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.icache.replacements 0 # number of replacements
system.cpu.icache.sampled_refs 228 # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse 106.639571 # Cycle average of tags in use
system.cpu.icache.total_refs 6645 # Total number of references to valid blocks.
system.cpu.icache.tagsinuse 106.638328 # Cycle average of tags in use
system.cpu.icache.total_refs 6659 # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.idle_fraction 0 # Percentage of idle cycles
@ -192,13 +192,13 @@ system.cpu.l2cache.overall_mshr_uncacheable_misses 0
system.cpu.l2cache.replacements 0 # number of replacements
system.cpu.l2cache.sampled_refs 262 # Sample count of references to valid blocks.
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.tagsinuse 128.121989 # Cycle average of tags in use
system.cpu.l2cache.tagsinuse 128.120518 # Cycle average of tags in use
system.cpu.l2cache.total_refs 1 # Total number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks 0 # number of writebacks
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.numCycles 59434 # number of cpu cycles simulated
system.cpu.num_insts 9484 # Number of instructions executed
system.cpu.numCycles 59462 # number of cpu cycles simulated
system.cpu.num_insts 9494 # Number of instructions executed
system.cpu.num_refs 1987 # Number of memory references
system.cpu.workload.PROG:num_syscalls 11 # Number of system calls