sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

cpus/isa: add a != operator for pcstate

Browse source
This commit is contained in:
Korey Sewell 2011-06-19 21:43:33 -04:00
parent e2f9266dbf
commit b43eeaf2e2
2 changed files with 30 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
src/arch/arm/types.hh
View file

@ -433,6 +433,12 @@ namespace ArmISA
_itstate == opc._itstate && _nextItstate == opc._nextItstate; _itstate == opc._itstate && _nextItstate == opc._nextItstate;
} }
bool
operator != (const PCState &opc) const
{
return !(*this == opc);
}
void void
serialize(std::ostream &os) serialize(std::ostream &os)
{ {

24
src/arch/generic/types.hh
View file

@ -98,6 +98,12 @@ class PCStateBase
return _pc == opc._pc && _npc == opc._npc; return _pc == opc._pc && _npc == opc._npc;
} }
bool
operator != (const PCStateBase &opc) const
{
return !(*this == opc);
}
void void
serialize(std::ostream &os) serialize(std::ostream &os)
{ {
@ -235,6 +241,12 @@ class UPCState : public SimplePCState<MachInst>
_upc == opc._upc && _nupc == opc._nupc; _upc == opc._upc && _nupc == opc._nupc;
} }
bool
operator != (const UPCState<MachInst> &opc) const
{
return !(*this == opc);
}
void void
serialize(std::ostream &os) serialize(std::ostream &os)
{ {
@ -310,6 +322,12 @@ class DelaySlotPCState : public SimplePCState<MachInst>
_nnpc == opc._nnpc; _nnpc == opc._nnpc;
} }
bool
operator != (const DelaySlotPCState<MachInst> &opc) const
{
return !(*this == opc);
}
void void
serialize(std::ostream &os) serialize(std::ostream &os)
{ {
@ -401,6 +419,12 @@ class DelaySlotUPCState : public DelaySlotPCState<MachInst>
_upc == opc._upc && _nupc == opc._nupc; _upc == opc._upc && _nupc == opc._nupc;
} }
bool
operator != (const DelaySlotUPCState<MachInst> &opc) const
{
return !(*this == opc);
}
void void
serialize(std::ostream &os) serialize(std::ostream &os)
{ {