sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

dev, arm: Disable R/B swap in HDLCD by default

Browse source 
The HDLCD model implements a workaround that swaps the red and blue
channels. This works around an issue in certain old kernels. The new
driver doesn't seem to have this behavior, so disable the workaround
by default and enable it in the affected platforms.
This commit is contained in:
Andreas Sandberg 2015-12-04 00:19:05 +00:00
parent 4aeaaf7985
commit b3f7a62876
1 changed files with 3 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
src/dev/arm/RealView.py
View file

@ -240,7 +240,7 @@ class HDLcd(AmbaDmaDevice):
vnc = Param.VncInput(Parent.any, "Vnc server for remote frame buffer " vnc = Param.VncInput(Parent.any, "Vnc server for remote frame buffer "
"display") "display")
amba_id = 0x00141000 amba_id = 0x00141000
workaround_swap_rb = Param.Bool(True, "Workaround incorrect color " workaround_swap_rb = Param.Bool(False, "Workaround incorrect color "
"selector order in some kernels") "selector order in some kernels")
workaround_dma_line_count = Param.Bool(True, "Workaround incorrect " workaround_dma_line_count = Param.Bool(True, "Workaround incorrect "
"DMA line count (off by 1)") "DMA line count (off by 1)")
@ -541,7 +541,8 @@ class VExpress_EMM(RealView):
timer1 = Sp804(int_num0=35, int_num1=35, pio_addr=0x1C120000, clock0='1MHz', clock1='1MHz') timer1 = Sp804(int_num0=35, int_num1=35, pio_addr=0x1C120000, clock0='1MHz', clock1='1MHz')
clcd = Pl111(pio_addr=0x1c1f0000, int_num=46) clcd = Pl111(pio_addr=0x1c1f0000, int_num=46)
hdlcd = HDLcd(pxl_clk=dcc.osc_pxl, hdlcd = HDLcd(pxl_clk=dcc.osc_pxl,
pio_addr=0x2b000000, int_num=117) pio_addr=0x2b000000, int_num=117,
workaround_swap_rb=True)
kmi0 = Pl050(pio_addr=0x1c060000, int_num=44) kmi0 = Pl050(pio_addr=0x1c060000, int_num=44)
kmi1 = Pl050(pio_addr=0x1c070000, int_num=45, is_mouse=True) kmi1 = Pl050(pio_addr=0x1c070000, int_num=45, is_mouse=True)
vgic = VGic(vcpu_addr=0x2c006000, hv_addr=0x2c004000, ppint=25) vgic = VGic(vcpu_addr=0x2c006000, hv_addr=0x2c004000, ppint=25)