sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

Some more code cleanup

Browse source 
src/mem/cache/base_cache.cc:
    Add sanity checks
src/mem/cache/base_cache.hh:
    Fix for retry mechanism

--HG--
extra : convert_revision : 9298e32e64194b1ef3fe51242595eaa56dcbbcfd
This commit is contained in:
Ron Dreslinski 2006-10-10 17:25:50 -04:00
parent 995146ead7
commit aff3d92c00
2 changed files with 3 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/mem/cache/base_cache.cc vendored
View file

@ -221,6 +221,7 @@ BaseCache::CacheEvent::process()
}
else if (!cachePort->isCpuSide)
{
assert(cachePort->cache->doMasterRequest());
//MSHR
pkt = cachePort->cache->getPacket();
MSHR* mshr = (MSHR*) pkt->senderState;
@ -238,6 +239,7 @@ BaseCache::CacheEvent::process()
}
else
{
assert(cachePort->cache->doSlaveRequest());
//CSHR
pkt = cachePort->cache->getCoherencePacket();
bool success = cachePort->sendTiming(pkt);

2
src/mem/cache/base_cache.hh vendored
View file

@ -467,7 +467,7 @@ class BaseCache : public MemObject
*/
void setMasterRequest(RequestCause cause, Tick time)
{
if (!doMasterRequest() && memSidePort->drainList.empty())
if (!doMasterRequest() && !memSidePort->waitingOnRetry)
{
BaseCache::CacheEvent * reqCpu = new BaseCache::CacheEvent(memSidePort);
reqCpu->schedule(time);