Ruby: Connect system port in Ruby network test
This patch moves the connection of the system port to create_system in Ruby.py. Thereby it allows the failing Ruby test (and other Ruby systems) to run again.
This commit is contained in:
parent
cfc268ad9e
commit
ade53def92
9 changed files with 11 additions and 15 deletions
|
@ -184,7 +184,6 @@ if options.ruby:
|
|||
options.use_map = True
|
||||
Ruby.create_system(options, system)
|
||||
assert(options.num_cpus == len(system.ruby._cpu_ruby_ports))
|
||||
system.system_port = system.ruby._sys_port_proxy.port
|
||||
else:
|
||||
system.system_port = system.membus.port
|
||||
system.physmem.port = system.membus.port
|
||||
|
|
|
@ -105,6 +105,10 @@ def create_system(options, system, piobus = None, dma_devices = []):
|
|||
# full-fledged controller
|
||||
system.sys_port_proxy = sys_port_proxy
|
||||
|
||||
# Connect the system port for loading of binaries etc
|
||||
system.system_port = system.sys_port_proxy.port
|
||||
|
||||
|
||||
#
|
||||
# Set the network classes based on the command line options
|
||||
#
|
||||
|
@ -182,5 +186,4 @@ def create_system(options, system, piobus = None, dma_devices = []):
|
|||
ruby.profiler = ruby_profiler
|
||||
ruby.mem_size = total_mem_size
|
||||
ruby._cpu_ruby_ports = cpu_sequencers
|
||||
ruby._sys_port_proxy = sys_port_proxy
|
||||
ruby.random_seed = options.random_seed
|
||||
|
|
|
@ -109,10 +109,6 @@ for (i, ruby_port) in enumerate(system.ruby._cpu_ruby_ports):
|
|||
#
|
||||
ruby_port.access_phys_mem = False
|
||||
|
||||
|
||||
# Connect the system port for loading of binaries etc
|
||||
system.system_port = system.ruby._sys_port_proxy.port
|
||||
|
||||
# -----------------------
|
||||
# run simulation
|
||||
# -----------------------
|
||||
|
|
|
@ -46,6 +46,8 @@ for cpu in cpus:
|
|||
# connect memory to membus
|
||||
system.physmem.port = system.membus.port
|
||||
|
||||
# Connect the system port for loading of binaries etc
|
||||
system.system_port = system.membus.port
|
||||
|
||||
# -----------------------
|
||||
# run simulation
|
||||
|
|
|
@ -43,4 +43,7 @@ system = System(cpu = cpu,
|
|||
system.physmem.port = system.membus.port
|
||||
cpu.connectAllPorts(system.membus)
|
||||
|
||||
# Connect the system port for loading of binaries etc
|
||||
system.system_port = system.membus.port
|
||||
|
||||
root = Root(system = system)
|
||||
|
|
|
@ -105,9 +105,6 @@ for ruby_port in system.ruby._cpu_ruby_ports:
|
|||
#
|
||||
ruby_port.access_phys_mem = False
|
||||
|
||||
# Connect the system port for loading of binaries etc
|
||||
system.system_port = system.ruby._sys_port_proxy.port
|
||||
|
||||
# -----------------------
|
||||
# run simulation
|
||||
# -----------------------
|
||||
|
|
|
@ -47,6 +47,8 @@ for cpu in cpus:
|
|||
# connect memory to membus
|
||||
system.physmem.port = system.membus.port
|
||||
|
||||
# Connect the system port for loading of binaries etc
|
||||
system.system_port = system.membus.port
|
||||
|
||||
# -----------------------
|
||||
# run simulation
|
||||
|
|
|
@ -88,9 +88,6 @@ for (i, cpu) in enumerate(system.cpu):
|
|||
cpu.icache_port = system.ruby._cpu_ruby_ports[i].port
|
||||
cpu.dcache_port = system.ruby._cpu_ruby_ports[i].port
|
||||
|
||||
# Connect the system port for loading of binaries etc
|
||||
system.system_port = system.ruby._sys_port_proxy.port
|
||||
|
||||
# -----------------------
|
||||
# run simulation
|
||||
# -----------------------
|
||||
|
|
|
@ -85,9 +85,6 @@ assert(len(system.ruby._cpu_ruby_ports) == 1)
|
|||
cpu.icache_port = system.ruby._cpu_ruby_ports[0].port
|
||||
cpu.dcache_port = system.ruby._cpu_ruby_ports[0].port
|
||||
|
||||
# Connect the system port for loading of binaries etc
|
||||
system.system_port = system.ruby._sys_port_proxy.port
|
||||
|
||||
# -----------------------
|
||||
# run simulation
|
||||
# -----------------------
|
||||
|
|
Loading…
Reference in a new issue