sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Packages Projects Releases Wiki Activity

config: Fix a typo in the simple-atomic-mp configuration

Browse source 
This patch fixes a minor typo that managed to sneak into the
simple-atomic-mp regression configuration.
This commit is contained in:
Andreas Hansson 2012-10-31 08:39:43 -04:00
parent 10b70d5452
commit ab0bd51315
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
tests/configs/simple-atomic-mp.py
View file

@ -41,7 +41,7 @@ system = System(cpu = cpus,
# l2cache & bus
system.toL2Bus = CoherentBus(clock = '2GHz')
system.l2c = L2Caches(clock = '2GHz', size='4MB', assoc=8)
system.l2c = L2Cache(clock = '2GHz', size='4MB', assoc=8)
system.l2c.cpu_side = system.toL2Bus.master
# connect l2c to membus
@ -49,7 +49,7 @@ system.l2c.mem_side = system.membus.slave
# add L1 caches
for cpu in cpus:
cpu.addPrivateSplitL1Caches(L1Caches(size = '32kB', assoc = 1),
cpu.addPrivateSplitL1Caches(L1Cache(size = '32kB', assoc = 1),
L1Caches(size = '32kB', assoc = 4))
# create the interrupt controller
cpu.createInterruptController()