sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

make sure that page bits of VA on tlb insert are 0

Browse source 
--HG--
extra : convert_revision : f04af884687e9b8631e910cf62cd4a58d035c744
This commit is contained in:
Ali Saidi 2007-01-21 20:02:41 -05:00
parent 3af3610c62
commit a7072c19db
1 changed files with 1 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
src/arch/sparc/tlb.cc
View file

@ -85,6 +85,7 @@ TLB::insert(Addr va, int partition_id, int context_id, bool real,
int x;
cacheValid = false;
va &= ~(PTE.size()-1);
/* tr.va = va;
tr.size = PTE.size() - 1;
tr.contextId = context_id;