stats: Update pc-switcheroo stats
The pc-switcheroo test cases has slightly different timing after decoupling draining from the SimObject hierarchy. This is expected since objects aren't drained in the exact same order as before.
This commit is contained in:
Andreas Sandberg
parent
ed38e3432c
commit
a0cbf55411
8 changed files with 1745 additions and 1743 deletions
|
|
@ -20,7 +20,7 @@ eventq_index=0
|
|||
init_param=0
|
||||
intel_mp_pointer=system.intel_mp_pointer
|
||||
intel_mp_table=system.intel_mp_table
|
||||
kernel=/home/stever/m5/m5_system_2.0b3/binaries/x86_64-vmlinux-2.6.22.9
|
||||
kernel=/work/gem5/dist/binaries/x86_64-vmlinux-2.6.22.9
|
||||
kernel_addr_check=true
|
||||
load_addr_mask=18446744073709551615
|
||||
load_offset=0
|
||||
|
|
@ -29,7 +29,7 @@ mem_ranges=0:134217727
|
|||
memories=system.physmem
|
||||
mmap_using_noreserve=false
|
||||
num_work_ids=16
|
||||
readfile=/home/stever/hg/m5sim.org/gem5/tests/halt.sh
|
||||
readfile=/work/gem5/outgoing/gem5/tests/halt.sh
|
||||
smbios_table=system.smbios_table
|
||||
symbolfile=
|
||||
work_begin_ckpt_count=0
|
||||
|
|
@ -1586,7 +1586,7 @@ table_size=65536
|
|||
[system.pc.south_bridge.ide.disks0.image.child]
|
||||
type=RawDiskImage
|
||||
eventq_index=0
|
||||
image_file=/home/stever/m5/m5_system_2.0b3/disks/linux-x86.img
|
||||
image_file=/work/gem5/dist/disks/linux-x86.img
|
||||
read_only=true
|
||||
|
||||
[system.pc.south_bridge.ide.disks1]
|
||||
|
|
@ -1609,7 +1609,7 @@ table_size=65536
|
|||
[system.pc.south_bridge.ide.disks1.image.child]
|
||||
type=RawDiskImage
|
||||
eventq_index=0
|
||||
image_file=/home/stever/m5/m5_system_2.0b3/disks/linux-bigswap2.img
|
||||
image_file=/work/gem5/dist/disks/linux-bigswap2.img
|
||||
read_only=true
|
||||
|
||||
[system.pc.south_bridge.int_lines0]
|
||||
|
|
|
|||
|
|
@ -1,13 +1,13 @@
|
|||
gem5 Simulator System. http://gem5.org
|
||||
gem5 is copyrighted software; use the --copyright option for details.
|
||||
|
||||
gem5 compiled Apr 22 2015 08:10:29
|
||||
gem5 started Apr 22 2015 10:12:51
|
||||
gem5 executing on phenom
|
||||
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/fs/10.linux-boot/x86/linux/pc-o3-timing -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/X86/tests/opt/long/fs/10.linux-boot/x86/linux/pc-o3-timing
|
||||
gem5 compiled Jul 6 2015 14:29:04
|
||||
gem5 started Jul 6 2015 20:46:38
|
||||
gem5 executing on e104799-lin
|
||||
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/fs/10.linux-boot/x86/linux/pc-o3-timing -re /work/gem5/outgoing/gem5/tests/run.py build/X86/tests/opt/long/fs/10.linux-boot/x86/linux/pc-o3-timing
|
||||
|
||||
Global frequency set at 1000000000000 ticks per second
|
||||
info: kernel located at: /home/stever/m5/m5_system_2.0b3/binaries/x86_64-vmlinux-2.6.22.9
|
||||
info: kernel located at: /work/gem5/dist/binaries/x86_64-vmlinux-2.6.22.9
|
||||
0: rtc: Real-time clock set to Sun Jan 1 00:00:00 2012
|
||||
info: Entering event queue @ 0. Starting simulation...
|
||||
Exiting @ tick 5154239928000 because m5_exit instruction encountered
|
||||
Exiting @ tick 5130108675000 because m5_exit instruction encountered
|
||||
|
|
|
|||
|
|
@ -4,11 +4,11 @@ sim_seconds 5.130109 # Nu
|
|||
sim_ticks 5130108675000 # Number of ticks simulated
|
||||
final_tick 5130108675000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
|
||||
sim_freq 1000000000000 # Frequency of simulated ticks
|
||||
host_inst_rate 175723 # Simulator instruction rate (inst/s)
|
||||
host_op_rate 347336 # Simulator op (including micro ops) rate (op/s)
|
||||
host_tick_rate 2210269457 # Simulator tick rate (ticks/s)
|
||||
host_mem_usage 810456 # Number of bytes of host memory used
|
||||
host_seconds 2321.03 # Real time elapsed on the host
|
||||
host_inst_rate 172691 # Simulator instruction rate (inst/s)
|
||||
host_op_rate 341343 # Simulator op (including micro ops) rate (op/s)
|
||||
host_tick_rate 2172133567 # Simulator tick rate (ticks/s)
|
||||
host_mem_usage 759908 # Number of bytes of host memory used
|
||||
host_seconds 2361.78 # Real time elapsed on the host
|
||||
sim_insts 407858109 # Number of instructions simulated
|
||||
sim_ops 806179275 # Number of ops (including micro ops) simulated
|
||||
system.voltage_domain.voltage 1 # Voltage in Volts
|
||||
|
|
|
|||
|
|
@ -20,7 +20,7 @@ eventq_index=0
|
|||
init_param=0
|
||||
intel_mp_pointer=system.intel_mp_pointer
|
||||
intel_mp_table=system.intel_mp_table
|
||||
kernel=/home/stever/m5/m5_system_2.0b3/binaries/x86_64-vmlinux-2.6.22.9
|
||||
kernel=/work/gem5/dist/binaries/x86_64-vmlinux-2.6.22.9
|
||||
kernel_addr_check=true
|
||||
load_addr_mask=18446744073709551615
|
||||
load_offset=0
|
||||
|
|
@ -29,7 +29,7 @@ mem_ranges=0:134217727
|
|||
memories=system.physmem
|
||||
mmap_using_noreserve=false
|
||||
num_work_ids=16
|
||||
readfile=/home/stever/hg/m5sim.org/gem5/tests/halt.sh
|
||||
readfile=/work/gem5/outgoing/gem5/tests/halt.sh
|
||||
smbios_table=system.smbios_table
|
||||
symbolfile=
|
||||
work_begin_ckpt_count=0
|
||||
|
|
@ -1639,7 +1639,7 @@ table_size=65536
|
|||
[system.pc.south_bridge.ide.disks0.image.child]
|
||||
type=RawDiskImage
|
||||
eventq_index=0
|
||||
image_file=/home/stever/m5/m5_system_2.0b3/disks/linux-x86.img
|
||||
image_file=/work/gem5/dist/disks/linux-x86.img
|
||||
read_only=true
|
||||
|
||||
[system.pc.south_bridge.ide.disks1]
|
||||
|
|
@ -1662,7 +1662,7 @@ table_size=65536
|
|||
[system.pc.south_bridge.ide.disks1.image.child]
|
||||
type=RawDiskImage
|
||||
eventq_index=0
|
||||
image_file=/home/stever/m5/m5_system_2.0b3/disks/linux-bigswap2.img
|
||||
image_file=/work/gem5/dist/disks/linux-bigswap2.img
|
||||
read_only=true
|
||||
|
||||
[system.pc.south_bridge.int_lines0]
|
||||
|
|
|
|||
|
|
@ -2,7 +2,7 @@
|
|||
"name": null,
|
||||
"sim_quantum": 0,
|
||||
"system": {
|
||||
"kernel": "/home/stever/m5/m5_system_2.0b3/binaries/x86_64-vmlinux-2.6.22.9",
|
||||
"kernel": "/work/gem5/dist/binaries/x86_64-vmlinux-2.6.22.9",
|
||||
"mmap_using_noreserve": false,
|
||||
"kernel_addr_check": true,
|
||||
"bridge": {
|
||||
|
|
@ -103,7 +103,10 @@
|
|||
},
|
||||
"symbolfile": "",
|
||||
"l2c": {
|
||||
"is_top_level": false,
|
||||
"cpu_side": {
|
||||
"peer": "system.toL2Bus.master[0]",
|
||||
"role": "SLAVE"
|
||||
},
|
||||
"prefetcher": null,
|
||||
"clk_domain": "system.cpu_clk_domain",
|
||||
"write_buffers": 8,
|
||||
|
|
@ -138,19 +141,15 @@
|
|||
"addr_ranges": [
|
||||
"0:18446744073709551615"
|
||||
],
|
||||
"assoc": 8,
|
||||
"is_read_only": false,
|
||||
"prefetch_on_access": false,
|
||||
"path": "system.l2c",
|
||||
"name": "l2c",
|
||||
"type": "BaseCache",
|
||||
"sequential_access": false,
|
||||
"cpu_side": {
|
||||
"peer": "system.toL2Bus.master[0]",
|
||||
"role": "SLAVE"
|
||||
"assoc": 8
|
||||
},
|
||||
"two_queue": false
|
||||
},
|
||||
"readfile": "/home/stever/hg/m5sim.org/gem5/tests/halt.sh",
|
||||
"readfile": "/work/gem5/outgoing/gem5/tests/halt.sh",
|
||||
"intel_mp_table": {
|
||||
"oem_table_addr": 0,
|
||||
"name": "intel_mp_table",
|
||||
|
|
@ -631,7 +630,10 @@
|
|||
"cxx_class": "LinuxX86System",
|
||||
"load_offset": 0,
|
||||
"iocache": {
|
||||
"is_top_level": true,
|
||||
"cpu_side": {
|
||||
"peer": "system.iobus.master[19]",
|
||||
"role": "SLAVE"
|
||||
},
|
||||
"prefetcher": null,
|
||||
"clk_domain": "system.clk_domain",
|
||||
"write_buffers": 8,
|
||||
|
|
@ -666,17 +668,13 @@
|
|||
"addr_ranges": [
|
||||
"0:134217727"
|
||||
],
|
||||
"assoc": 8,
|
||||
"is_read_only": false,
|
||||
"prefetch_on_access": false,
|
||||
"path": "system.iocache",
|
||||
"name": "iocache",
|
||||
"type": "BaseCache",
|
||||
"sequential_access": false,
|
||||
"cpu_side": {
|
||||
"peer": "system.iobus.master[19]",
|
||||
"role": "SLAVE"
|
||||
},
|
||||
"two_queue": false
|
||||
"assoc": 8
|
||||
},
|
||||
"intel_mp_pointer": {
|
||||
"imcr_present": true,
|
||||
|
|
@ -1185,7 +1183,7 @@
|
|||
"eventq_index": 0,
|
||||
"cxx_class": "RawDiskImage",
|
||||
"path": "system.pc.south_bridge.ide.disks0.image.child",
|
||||
"image_file": "/home/stever/m5/m5_system_2.0b3/disks/linux-x86.img",
|
||||
"image_file": "/work/gem5/dist/disks/linux-x86.img",
|
||||
"type": "RawDiskImage"
|
||||
},
|
||||
"path": "system.pc.south_bridge.ide.disks0.image",
|
||||
|
|
@ -1213,7 +1211,7 @@
|
|||
"eventq_index": 0,
|
||||
"cxx_class": "RawDiskImage",
|
||||
"path": "system.pc.south_bridge.ide.disks1.image.child",
|
||||
"image_file": "/home/stever/m5/m5_system_2.0b3/disks/linux-bigswap2.img",
|
||||
"image_file": "/work/gem5/dist/disks/linux-bigswap2.img",
|
||||
"type": "RawDiskImage"
|
||||
},
|
||||
"path": "system.pc.south_bridge.ide.disks1.image",
|
||||
|
|
@ -1791,7 +1789,10 @@
|
|||
"role": "MASTER"
|
||||
},
|
||||
"icache": {
|
||||
"is_top_level": true,
|
||||
"cpu_side": {
|
||||
"peer": "system.cpu0.icache_port",
|
||||
"role": "SLAVE"
|
||||
},
|
||||
"prefetcher": null,
|
||||
"clk_domain": "system.cpu_clk_domain",
|
||||
"write_buffers": 8,
|
||||
|
|
@ -1826,17 +1827,13 @@
|
|||
"addr_ranges": [
|
||||
"0:18446744073709551615"
|
||||
],
|
||||
"assoc": 1,
|
||||
"is_read_only": true,
|
||||
"prefetch_on_access": false,
|
||||
"path": "system.cpu0.icache",
|
||||
"name": "icache",
|
||||
"type": "BaseCache",
|
||||
"sequential_access": false,
|
||||
"cpu_side": {
|
||||
"peer": "system.cpu0.icache_port",
|
||||
"role": "SLAVE"
|
||||
},
|
||||
"two_queue": false
|
||||
"assoc": 1
|
||||
},
|
||||
"interrupts": {
|
||||
"int_master": {
|
||||
|
|
@ -1901,7 +1898,10 @@
|
|||
"progress_interval": 0,
|
||||
"branchPred": null,
|
||||
"dcache": {
|
||||
"is_top_level": true,
|
||||
"cpu_side": {
|
||||
"peer": "system.cpu0.dcache_port",
|
||||
"role": "SLAVE"
|
||||
},
|
||||
"prefetcher": null,
|
||||
"clk_domain": "system.cpu_clk_domain",
|
||||
"write_buffers": 8,
|
||||
|
|
@ -1936,17 +1936,13 @@
|
|||
"addr_ranges": [
|
||||
"0:18446744073709551615"
|
||||
],
|
||||
"assoc": 4,
|
||||
"is_read_only": false,
|
||||
"prefetch_on_access": false,
|
||||
"path": "system.cpu0.dcache",
|
||||
"name": "dcache",
|
||||
"type": "BaseCache",
|
||||
"sequential_access": false,
|
||||
"cpu_side": {
|
||||
"peer": "system.cpu0.dcache_port",
|
||||
"role": "SLAVE"
|
||||
},
|
||||
"two_queue": false
|
||||
"assoc": 4
|
||||
},
|
||||
"isa": [
|
||||
{
|
||||
|
|
@ -2109,11 +2105,11 @@
|
|||
"count": 6,
|
||||
"opList": [
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "IntAlu",
|
||||
"opLat": 1,
|
||||
"name": "opList",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "IntAlu",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList0.opList",
|
||||
"type": "OpDesc"
|
||||
|
|
@ -2129,21 +2125,21 @@
|
|||
"count": 2,
|
||||
"opList": [
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "IntMult",
|
||||
"opLat": 3,
|
||||
"name": "opList0",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "IntMult",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList1.opList0",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 19,
|
||||
"opLat": 20,
|
||||
"name": "opList1",
|
||||
"eventq_index": 0,
|
||||
"opClass": "IntDiv",
|
||||
"opLat": 1,
|
||||
"name": "opList1",
|
||||
"pipelined": false,
|
||||
"eventq_index": 0,
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList1.opList1",
|
||||
"type": "OpDesc"
|
||||
|
|
@ -2159,31 +2155,31 @@
|
|||
"count": 4,
|
||||
"opList": [
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "FloatAdd",
|
||||
"opLat": 2,
|
||||
"name": "opList0",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "FloatAdd",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList2.opList0",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "FloatCmp",
|
||||
"opLat": 2,
|
||||
"name": "opList1",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "FloatCmp",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList2.opList1",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "FloatCvt",
|
||||
"opLat": 2,
|
||||
"name": "opList2",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "FloatCvt",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList2.opList2",
|
||||
"type": "OpDesc"
|
||||
|
|
@ -2199,31 +2195,31 @@
|
|||
"count": 2,
|
||||
"opList": [
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "FloatMult",
|
||||
"opLat": 4,
|
||||
"name": "opList0",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "FloatMult",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList3.opList0",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 12,
|
||||
"opClass": "FloatDiv",
|
||||
"opLat": 12,
|
||||
"name": "opList1",
|
||||
"pipelined": false,
|
||||
"eventq_index": 0,
|
||||
"opClass": "FloatDiv",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList3.opList1",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 24,
|
||||
"opClass": "FloatSqrt",
|
||||
"opLat": 24,
|
||||
"name": "opList2",
|
||||
"pipelined": false,
|
||||
"eventq_index": 0,
|
||||
"opClass": "FloatSqrt",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList3.opList2",
|
||||
"type": "OpDesc"
|
||||
|
|
@ -2239,11 +2235,11 @@
|
|||
"count": 0,
|
||||
"opList": [
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "MemRead",
|
||||
"opLat": 1,
|
||||
"name": "opList",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "MemRead",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList4.opList",
|
||||
"type": "OpDesc"
|
||||
|
|
@ -2259,201 +2255,201 @@
|
|||
"count": 4,
|
||||
"opList": [
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "SimdAdd",
|
||||
"opLat": 1,
|
||||
"name": "opList00",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "SimdAdd",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList5.opList00",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "SimdAddAcc",
|
||||
"opLat": 1,
|
||||
"name": "opList01",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "SimdAddAcc",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList5.opList01",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "SimdAlu",
|
||||
"opLat": 1,
|
||||
"name": "opList02",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "SimdAlu",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList5.opList02",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "SimdCmp",
|
||||
"opLat": 1,
|
||||
"name": "opList03",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "SimdCmp",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList5.opList03",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "SimdCvt",
|
||||
"opLat": 1,
|
||||
"name": "opList04",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "SimdCvt",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList5.opList04",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "SimdMisc",
|
||||
"opLat": 1,
|
||||
"name": "opList05",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "SimdMisc",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList5.opList05",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "SimdMult",
|
||||
"opLat": 1,
|
||||
"name": "opList06",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "SimdMult",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList5.opList06",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "SimdMultAcc",
|
||||
"opLat": 1,
|
||||
"name": "opList07",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "SimdMultAcc",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList5.opList07",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "SimdShift",
|
||||
"opLat": 1,
|
||||
"name": "opList08",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "SimdShift",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList5.opList08",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "SimdShiftAcc",
|
||||
"opLat": 1,
|
||||
"name": "opList09",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "SimdShiftAcc",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList5.opList09",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "SimdSqrt",
|
||||
"opLat": 1,
|
||||
"name": "opList10",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "SimdSqrt",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList5.opList10",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "SimdFloatAdd",
|
||||
"opLat": 1,
|
||||
"name": "opList11",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "SimdFloatAdd",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList5.opList11",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "SimdFloatAlu",
|
||||
"opLat": 1,
|
||||
"name": "opList12",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "SimdFloatAlu",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList5.opList12",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "SimdFloatCmp",
|
||||
"opLat": 1,
|
||||
"name": "opList13",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "SimdFloatCmp",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList5.opList13",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "SimdFloatCvt",
|
||||
"opLat": 1,
|
||||
"name": "opList14",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "SimdFloatCvt",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList5.opList14",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "SimdFloatDiv",
|
||||
"opLat": 1,
|
||||
"name": "opList15",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "SimdFloatDiv",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList5.opList15",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "SimdFloatMisc",
|
||||
"opLat": 1,
|
||||
"name": "opList16",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "SimdFloatMisc",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList5.opList16",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "SimdFloatMult",
|
||||
"opLat": 1,
|
||||
"name": "opList17",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "SimdFloatMult",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList5.opList17",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "SimdFloatMultAcc",
|
||||
"opLat": 1,
|
||||
"name": "opList18",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "SimdFloatMultAcc",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList5.opList18",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "SimdFloatSqrt",
|
||||
"opLat": 1,
|
||||
"name": "opList19",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "SimdFloatSqrt",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList5.opList19",
|
||||
"type": "OpDesc"
|
||||
|
|
@ -2469,11 +2465,11 @@
|
|||
"count": 0,
|
||||
"opList": [
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "MemWrite",
|
||||
"opLat": 1,
|
||||
"name": "opList",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "MemWrite",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList6.opList",
|
||||
"type": "OpDesc"
|
||||
|
|
@ -2489,21 +2485,21 @@
|
|||
"count": 4,
|
||||
"opList": [
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "MemRead",
|
||||
"opLat": 1,
|
||||
"name": "opList0",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "MemRead",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList7.opList0",
|
||||
"type": "OpDesc"
|
||||
},
|
||||
{
|
||||
"issueLat": 1,
|
||||
"opClass": "MemWrite",
|
||||
"opLat": 1,
|
||||
"name": "opList1",
|
||||
"pipelined": true,
|
||||
"eventq_index": 0,
|
||||
"opClass": "MemWrite",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList7.opList1",
|
||||
"type": "OpDesc"
|
||||
|
|
@ -2519,11 +2515,11 @@
|
|||
"count": 1,
|
||||
"opList": [
|
||||
{
|
||||
"issueLat": 3,
|
||||
"opClass": "IprAccess",
|
||||
"opLat": 3,
|
||||
"name": "opList",
|
||||
"pipelined": false,
|
||||
"eventq_index": 0,
|
||||
"opClass": "IprAccess",
|
||||
"cxx_class": "OpDesc",
|
||||
"path": "system.cpu2.fuPool.FUList8.opList",
|
||||
"type": "OpDesc"
|
||||
|
|
|
|||
|
|
@ -30,17 +30,15 @@ Command: 0, Timestamp: 12359, Bank: 3
|
|||
WARNING: One or more banks are active! REF requires all banks to be precharged.
|
||||
Command: 4, Timestamp: 12458, Bank: 0
|
||||
WARNING: Bank is already active!
|
||||
Command: 0, Timestamp: 10918, Bank: 5
|
||||
Command: 0, Timestamp: 10565, Bank: 5
|
||||
WARNING: Bank is already active!
|
||||
Command: 0, Timestamp: 7932, Bank: 1
|
||||
WARNING: One or more banks are active! REF requires all banks to be precharged.
|
||||
Command: 4, Timestamp: 12458, Bank: 0
|
||||
Command: 0, Timestamp: 7170, Bank: 1
|
||||
WARNING: One or more banks are active! REF requires all banks to be precharged.
|
||||
Command: 4, Timestamp: 12458, Bank: 0
|
||||
WARNING: One or more banks are active! REF requires all banks to be precharged.
|
||||
Command: 4, Timestamp: 12458, Bank: 0
|
||||
WARNING: Bank is already active!
|
||||
Command: 0, Timestamp: 6831, Bank: 2
|
||||
Command: 0, Timestamp: 6448, Bank: 2
|
||||
WARNING: One or more banks are active! REF requires all banks to be precharged.
|
||||
Command: 4, Timestamp: 12458, Bank: 0
|
||||
WARNING: One or more banks are active! REF requires all banks to be precharged.
|
||||
|
|
@ -54,9 +52,7 @@ Command: 4, Timestamp: 12458, Bank: 0
|
|||
WARNING: One or more banks are active! REF requires all banks to be precharged.
|
||||
Command: 4, Timestamp: 12458, Bank: 0
|
||||
WARNING: Bank is already active!
|
||||
Command: 0, Timestamp: 6838, Bank: 1
|
||||
WARNING: Bank is already active!
|
||||
Command: 0, Timestamp: 12183, Bank: 4
|
||||
Command: 0, Timestamp: 7090, Bank: 1
|
||||
WARNING: One or more banks are active! REF requires all banks to be precharged.
|
||||
Command: 4, Timestamp: 12458, Bank: 0
|
||||
WARNING: One or more banks are active! REF requires all banks to be precharged.
|
||||
|
|
@ -95,10 +91,12 @@ Command: 4, Timestamp: 12458, Bank: 0
|
|||
WARNING: One or more banks are active! REF requires all banks to be precharged.
|
||||
Command: 4, Timestamp: 12458, Bank: 0
|
||||
WARNING: Bank is already active!
|
||||
Command: 0, Timestamp: 10421, Bank: 2
|
||||
WARNING: Bank is already active!
|
||||
Command: 0, Timestamp: 9326, Bank: 7
|
||||
WARNING: One or more banks are active! REF requires all banks to be precharged.
|
||||
Command: 4, Timestamp: 12458, Bank: 0
|
||||
WARNING: Bank is already active!
|
||||
Command: 0, Timestamp: 6448, Bank: 0
|
||||
WARNING: One or more banks are active! REF requires all banks to be precharged.
|
||||
Command: 4, Timestamp: 12458, Bank: 0
|
||||
WARNING: One or more banks are active! REF requires all banks to be precharged.
|
||||
Command: 4, Timestamp: 12458, Bank: 0
|
||||
WARNING: One or more banks are active! REF requires all banks to be precharged.
|
||||
Command: 4, Timestamp: 12458, Bank: 0
|
||||
WARNING: Bank is already active!
|
||||
Command: 0, Timestamp: 6590, Bank: 6
|
||||
|
|
|
|||
|
|
@ -1,10 +1,10 @@
|
|||
gem5 Simulator System. http://gem5.org
|
||||
gem5 is copyrighted software; use the --copyright option for details.
|
||||
|
||||
gem5 compiled Apr 22 2015 08:10:29
|
||||
gem5 started Apr 22 2015 10:40:08
|
||||
gem5 executing on phenom
|
||||
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/fs/10.linux-boot/x86/linux/pc-switcheroo-full -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/X86/tests/opt/long/fs/10.linux-boot/x86/linux/pc-switcheroo-full
|
||||
gem5 compiled Jul 6 2015 14:29:04
|
||||
gem5 started Jul 7 2015 09:32:35
|
||||
gem5 executing on e104799-lin
|
||||
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/fs/10.linux-boot/x86/linux/pc-switcheroo-full -re /work/gem5/outgoing/gem5/tests/run.py build/X86/tests/opt/long/fs/10.linux-boot/x86/linux/pc-switcheroo-full
|
||||
|
||||
Global frequency set at 1000000000000 ticks per second
|
||||
0: rtc: Real-time clock set to Sun Jan 1 00:00:00 2012
|
||||
|
|
|
|||
File diff suppressed because it is too large
Load diff
Loading…
Reference in a new issue