sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

memtest.py:

Browse source 
Make clocks more reasonable.
Fix bug in sense of options.timing flag.

configs/example/memtest.py:
    Fix bug in sense of options.timing flag.
configs/example/memtest.py:
    Make clocks more reasonable.

--HG--
extra : convert_revision : 3715697988c56e92a4da129b42026d0623f5e85e
This commit is contained in:
Steve Reinhardt 2007-05-22 06:22:27 -07:00
parent 41241799ae
commit 9f1c104ccd
1 changed files with 6 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

9
configs/example/memtest.py
View file

@ -75,7 +75,7 @@ if options.numtesters > 8:
print "Error: NUmber of testers limited to 8 because of false sharing" print "Error: NUmber of testers limited to 8 because of false sharing"
sys,exit(1) sys,exit(1)
cpus = [ MemTest(atomic=options.timing, max_loads=options.maxloads, cpus = [ MemTest(atomic=not options.timing, max_loads=options.maxloads,
percent_functional=50, percent_uncacheable=10, percent_functional=50, percent_uncacheable=10,
progress_interval=1000) progress_interval=1000)
for i in xrange(options.numtesters) ] for i in xrange(options.numtesters) ]
@ -83,11 +83,11 @@ cpus = [ MemTest(atomic=options.timing, max_loads=options.maxloads,
# system simulated # system simulated
system = System(cpu = cpus, funcmem = PhysicalMemory(), system = System(cpu = cpus, funcmem = PhysicalMemory(),
physmem = PhysicalMemory(latency = "50ps"), physmem = PhysicalMemory(latency = "50ps"),
membus = Bus(clock="500GHz", width=16)) membus = Bus(clock="500MHz", width=16))
# l2cache & bus # l2cache & bus
if options.caches: if options.caches:
system.toL2Bus = Bus(clock="500GHz", width=16) system.toL2Bus = Bus(clock="500MHz", width=16)
system.l2c = L2(size='64kB', assoc=8) system.l2c = L2(size='64kB', assoc=8)
system.l2c.cpu_side = system.toL2Bus.port system.l2c.cpu_side = system.toL2Bus.port
@ -118,6 +118,9 @@ if options.timing:
else: else:
root.system.mem_mode = 'atomic' root.system.mem_mode = 'atomic'
# Not much point in this being higher than the L1 latency
m5.ticks.setGlobalFrequency('1ns')
# instantiate configuration # instantiate configuration
m5.instantiate(root) m5.instantiate(root)