ruby: Python config files now sets a unique id for each sequencer
This commit is contained in:
parent
d8e1e5abd0
commit
91b0c5487b
5 changed files with 10 additions and 5 deletions
|
@ -76,7 +76,8 @@ def create_system(options, phys_mem, piobus, dma_devices):
|
||||||
l1d_cache = L1Cache(size = options.l1d_size,
|
l1d_cache = L1Cache(size = options.l1d_size,
|
||||||
assoc = options.l1d_assoc)
|
assoc = options.l1d_assoc)
|
||||||
|
|
||||||
cpu_seq = RubySequencer(icache = l1i_cache,
|
cpu_seq = RubySequencer(version = i,
|
||||||
|
icache = l1i_cache,
|
||||||
dcache = l1d_cache,
|
dcache = l1d_cache,
|
||||||
physMemPort = phys_mem.port,
|
physMemPort = phys_mem.port,
|
||||||
physmem = phys_mem)
|
physmem = phys_mem)
|
||||||
|
|
|
@ -71,7 +71,8 @@ def create_system(options, phys_mem, piobus, dma_devices):
|
||||||
#
|
#
|
||||||
# Only one unified L1 cache exists. Can cache instructions and data.
|
# Only one unified L1 cache exists. Can cache instructions and data.
|
||||||
#
|
#
|
||||||
cpu_seq = RubySequencer(icache = cache,
|
cpu_seq = RubySequencer(version = i,
|
||||||
|
icache = cache,
|
||||||
dcache = cache,
|
dcache = cache,
|
||||||
physMemPort = phys_mem.port,
|
physMemPort = phys_mem.port,
|
||||||
physmem = phys_mem)
|
physmem = phys_mem)
|
||||||
|
|
|
@ -76,7 +76,8 @@ def create_system(options, phys_mem, piobus, dma_devices):
|
||||||
l1d_cache = L1Cache(size = options.l1d_size,
|
l1d_cache = L1Cache(size = options.l1d_size,
|
||||||
assoc = options.l1d_assoc)
|
assoc = options.l1d_assoc)
|
||||||
|
|
||||||
cpu_seq = RubySequencer(icache = l1i_cache,
|
cpu_seq = RubySequencer(version = i,
|
||||||
|
icache = l1i_cache,
|
||||||
dcache = l1d_cache,
|
dcache = l1d_cache,
|
||||||
physMemPort = phys_mem.port,
|
physMemPort = phys_mem.port,
|
||||||
physmem = phys_mem)
|
physmem = phys_mem)
|
||||||
|
|
|
@ -82,7 +82,8 @@ def create_system(options, phys_mem, piobus, dma_devices):
|
||||||
l1d_cache = L1Cache(size = options.l1d_size,
|
l1d_cache = L1Cache(size = options.l1d_size,
|
||||||
assoc = options.l1d_assoc)
|
assoc = options.l1d_assoc)
|
||||||
|
|
||||||
cpu_seq = RubySequencer(icache = l1i_cache,
|
cpu_seq = RubySequencer(version = i,
|
||||||
|
icache = l1i_cache,
|
||||||
dcache = l1d_cache,
|
dcache = l1d_cache,
|
||||||
physMemPort = phys_mem.port,
|
physMemPort = phys_mem.port,
|
||||||
physmem = phys_mem)
|
physmem = phys_mem)
|
||||||
|
|
|
@ -77,7 +77,8 @@ def create_system(options, phys_mem, piobus, dma_devices):
|
||||||
l2_cache = L2Cache(size = options.l2_size,
|
l2_cache = L2Cache(size = options.l2_size,
|
||||||
assoc = options.l2_assoc)
|
assoc = options.l2_assoc)
|
||||||
|
|
||||||
cpu_seq = RubySequencer(icache = l1i_cache,
|
cpu_seq = RubySequencer(version = i,
|
||||||
|
icache = l1i_cache,
|
||||||
dcache = l1d_cache,
|
dcache = l1d_cache,
|
||||||
physMemPort = phys_mem.port,
|
physMemPort = phys_mem.port,
|
||||||
physmem = phys_mem)
|
physmem = phys_mem)
|
||||||
|
|
Loading…
Reference in a new issue