Add the Simple Integrated Network Interface Controller
--HG-- extra : convert_revision : 2bce25881a104e8282a5ed819769c6a7de414fb2
This commit is contained in:
parent
9f8db6f446
commit
7e4229fb8f
|
@ -276,6 +276,7 @@ full_system_sources = Split('''
|
|||
dev/scsi_ctrl.cc
|
||||
dev/scsi_disk.cc
|
||||
dev/scsi_none.cc
|
||||
dev/sinic.cc
|
||||
dev/simple_disk.cc
|
||||
dev/tlaser_clock.cc
|
||||
dev/tlaser_ipi.cc
|
||||
|
|
1435
dev/sinic.cc
Normal file
1435
dev/sinic.cc
Normal file
File diff suppressed because it is too large
Load diff
340
dev/sinic.hh
Normal file
340
dev/sinic.hh
Normal file
|
@ -0,0 +1,340 @@
|
|||
/*
|
||||
* Copyright (c) 2004 The Regents of The University of Michigan
|
||||
* All rights reserved.
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
* modification, are permitted provided that the following conditions are
|
||||
* met: redistributions of source code must retain the above copyright
|
||||
* notice, this list of conditions and the following disclaimer;
|
||||
* redistributions in binary form must reproduce the above copyright
|
||||
* notice, this list of conditions and the following disclaimer in the
|
||||
* documentation and/or other materials provided with the distribution;
|
||||
* neither the name of the copyright holders nor the names of its
|
||||
* contributors may be used to endorse or promote products derived from
|
||||
* this software without specific prior written permission.
|
||||
*
|
||||
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
||||
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
||||
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
||||
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
||||
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
||||
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
||||
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
||||
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
||||
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
||||
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
||||
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||||
*/
|
||||
|
||||
#ifndef __DEV_SINIC_HH__
|
||||
#define __DEV_SINIC_HH__
|
||||
|
||||
#include "base/inet.hh"
|
||||
#include "base/statistics.hh"
|
||||
#include "dev/etherint.hh"
|
||||
#include "dev/etherpkt.hh"
|
||||
#include "dev/io_device.hh"
|
||||
#include "dev/pcidev.hh"
|
||||
#include "dev/pktfifo.hh"
|
||||
#include "dev/sinicreg.hh"
|
||||
#include "mem/bus/bus.hh"
|
||||
#include "sim/eventq.hh"
|
||||
|
||||
namespace Sinic {
|
||||
|
||||
class Interface;
|
||||
class Base : public PciDev
|
||||
{
|
||||
protected:
|
||||
bool rxEnable;
|
||||
bool txEnable;
|
||||
|
||||
protected:
|
||||
Tick intrDelay;
|
||||
Tick intrTick;
|
||||
bool cpuIntrEnable;
|
||||
bool cpuPendingIntr;
|
||||
void cpuIntrPost(Tick when);
|
||||
void cpuInterrupt();
|
||||
void cpuIntrClear();
|
||||
|
||||
typedef EventWrapper<Base, &Base::cpuInterrupt> IntrEvent;
|
||||
friend class IntrEvent;
|
||||
IntrEvent *intrEvent;
|
||||
Interface *interface;
|
||||
|
||||
bool cpuIntrPending() const;
|
||||
void cpuIntrAck() { cpuIntrClear(); }
|
||||
|
||||
/**
|
||||
* Serialization stuff
|
||||
*/
|
||||
public:
|
||||
virtual void serialize(std::ostream &os);
|
||||
virtual void unserialize(Checkpoint *cp, const std::string §ion);
|
||||
|
||||
/**
|
||||
* Construction/Destruction/Parameters
|
||||
*/
|
||||
public:
|
||||
struct Params : public PciDev::Params
|
||||
{
|
||||
Tick intr_delay;
|
||||
};
|
||||
|
||||
Base(Params *p);
|
||||
};
|
||||
|
||||
class Device : public Base
|
||||
{
|
||||
protected:
|
||||
Platform *plat;
|
||||
PhysicalMemory *physmem;
|
||||
|
||||
protected:
|
||||
/** Receive State Machine States */
|
||||
enum RxState {
|
||||
rxIdle,
|
||||
rxFifoBlock,
|
||||
rxBeginCopy,
|
||||
rxCopy,
|
||||
rxCopyDone
|
||||
};
|
||||
|
||||
/** Transmit State Machine states */
|
||||
enum TxState {
|
||||
txIdle,
|
||||
txFifoBlock,
|
||||
txBeginCopy,
|
||||
txCopy,
|
||||
txCopyDone
|
||||
};
|
||||
|
||||
/** device register file */
|
||||
struct {
|
||||
uint32_t Config;
|
||||
uint32_t RxMaxCopy;
|
||||
uint32_t TxMaxCopy;
|
||||
uint32_t RxThreshold;
|
||||
uint32_t TxThreshold;
|
||||
uint32_t IntrStatus;
|
||||
uint32_t IntrMask;
|
||||
uint64_t RxData;
|
||||
uint64_t RxDone;
|
||||
uint64_t TxData;
|
||||
uint64_t TxDone;
|
||||
} regs;
|
||||
|
||||
private:
|
||||
Addr addr;
|
||||
static const Addr size = Regs::Size;
|
||||
|
||||
protected:
|
||||
RxState rxState;
|
||||
PacketFifo rxFifo;
|
||||
PacketPtr rxPacket;
|
||||
uint8_t *rxPacketBufPtr;
|
||||
int rxPktBytes;
|
||||
uint64_t rxDoneData;
|
||||
Addr rxDmaAddr;
|
||||
uint8_t *rxDmaData;
|
||||
int rxDmaLen;
|
||||
|
||||
TxState txState;
|
||||
PacketFifo txFifo;
|
||||
PacketPtr txPacket;
|
||||
uint8_t *txPacketBufPtr;
|
||||
int txPktBytes;
|
||||
Addr txDmaAddr;
|
||||
uint8_t *txDmaData;
|
||||
int txDmaLen;
|
||||
|
||||
protected:
|
||||
void reset();
|
||||
|
||||
void rxKick();
|
||||
Tick rxKickTick;
|
||||
typedef EventWrapper<Device, &Device::rxKick> RxKickEvent;
|
||||
friend class RxKickEvent;
|
||||
|
||||
void txKick();
|
||||
Tick txKickTick;
|
||||
typedef EventWrapper<Device, &Device::txKick> TxKickEvent;
|
||||
friend class TxKickEvent;
|
||||
|
||||
/**
|
||||
* Retransmit event
|
||||
*/
|
||||
void transmit();
|
||||
void txEventTransmit()
|
||||
{
|
||||
transmit();
|
||||
if (txState == txFifoBlock)
|
||||
txKick();
|
||||
}
|
||||
typedef EventWrapper<Device, &Device::txEventTransmit> TxEvent;
|
||||
friend class TxEvent;
|
||||
TxEvent txEvent;
|
||||
|
||||
void txDump() const;
|
||||
void rxDump() const;
|
||||
|
||||
/**
|
||||
* receive address filter
|
||||
*/
|
||||
bool rxFilter(const PacketPtr &packet);
|
||||
|
||||
/**
|
||||
* device configuration
|
||||
*/
|
||||
void changeConfig(uint32_t newconfig);
|
||||
|
||||
/**
|
||||
* device ethernet interface
|
||||
*/
|
||||
public:
|
||||
bool recvPacket(PacketPtr packet);
|
||||
void transferDone();
|
||||
void setInterface(Interface *i) { assert(!interface); interface = i; }
|
||||
|
||||
/**
|
||||
* DMA parameters
|
||||
*/
|
||||
protected:
|
||||
void rxDmaCopy();
|
||||
void rxDmaDone();
|
||||
friend class EventWrapper<Device, &Device::rxDmaDone>;
|
||||
EventWrapper<Device, &Device::rxDmaDone> rxDmaEvent;
|
||||
|
||||
void txDmaCopy();
|
||||
void txDmaDone();
|
||||
friend class EventWrapper<Device, &Device::txDmaDone>;
|
||||
EventWrapper<Device, &Device::rxDmaDone> txDmaEvent;
|
||||
|
||||
Tick dmaReadDelay;
|
||||
Tick dmaReadFactor;
|
||||
Tick dmaWriteDelay;
|
||||
Tick dmaWriteFactor;
|
||||
|
||||
/**
|
||||
* PIO parameters
|
||||
*/
|
||||
protected:
|
||||
MemReqPtr rxPioRequest;
|
||||
MemReqPtr txPioRequest;
|
||||
|
||||
/**
|
||||
* Interrupt management
|
||||
*/
|
||||
protected:
|
||||
void devIntrPost(uint32_t interrupts);
|
||||
void devIntrClear(uint32_t interrupts = Regs::Intr_All);
|
||||
void devIntrChangeMask(uint32_t newmask);
|
||||
|
||||
/**
|
||||
* PCI Configuration interface
|
||||
*/
|
||||
public:
|
||||
virtual void WriteConfig(int offset, int size, uint32_t data);
|
||||
|
||||
/**
|
||||
* Memory Interface
|
||||
*/
|
||||
public:
|
||||
virtual Fault read(MemReqPtr &req, uint8_t *data);
|
||||
virtual Fault write(MemReqPtr &req, const uint8_t *data);
|
||||
Tick cacheAccess(MemReqPtr &req);
|
||||
|
||||
/**
|
||||
* Statistics
|
||||
*/
|
||||
private:
|
||||
Stats::Scalar<> rxBytes;
|
||||
Stats::Formula rxBandwidth;
|
||||
Stats::Scalar<> rxPackets;
|
||||
Stats::Formula rxPacketRate;
|
||||
Stats::Scalar<> rxIpPackets;
|
||||
Stats::Scalar<> rxTcpPackets;
|
||||
Stats::Scalar<> rxUdpPackets;
|
||||
Stats::Scalar<> rxIpChecksums;
|
||||
Stats::Scalar<> rxTcpChecksums;
|
||||
Stats::Scalar<> rxUdpChecksums;
|
||||
|
||||
Stats::Scalar<> txBytes;
|
||||
Stats::Formula txBandwidth;
|
||||
Stats::Scalar<> txPackets;
|
||||
Stats::Formula txPacketRate;
|
||||
Stats::Scalar<> txIpPackets;
|
||||
Stats::Scalar<> txTcpPackets;
|
||||
Stats::Scalar<> txUdpPackets;
|
||||
Stats::Scalar<> txIpChecksums;
|
||||
Stats::Scalar<> txTcpChecksums;
|
||||
Stats::Scalar<> txUdpChecksums;
|
||||
|
||||
public:
|
||||
virtual void regStats();
|
||||
|
||||
/**
|
||||
* Serialization stuff
|
||||
*/
|
||||
public:
|
||||
virtual void serialize(std::ostream &os);
|
||||
virtual void unserialize(Checkpoint *cp, const std::string §ion);
|
||||
|
||||
/**
|
||||
* Construction/Destruction/Parameters
|
||||
*/
|
||||
public:
|
||||
struct Params : public Base::Params
|
||||
{
|
||||
IntrControl *i;
|
||||
PhysicalMemory *pmem;
|
||||
Tick tx_delay;
|
||||
Tick rx_delay;
|
||||
HierParams *hier;
|
||||
Bus *header_bus;
|
||||
Bus *payload_bus;
|
||||
Tick pio_latency;
|
||||
PhysicalMemory *physmem;
|
||||
IntrControl *intctrl;
|
||||
bool rx_filter;
|
||||
Net::EthAddr eaddr;
|
||||
uint32_t rx_max_copy;
|
||||
uint32_t tx_max_copy;
|
||||
uint32_t rx_fifo_size;
|
||||
uint32_t tx_fifo_size;
|
||||
uint32_t rx_fifo_threshold;
|
||||
uint32_t tx_fifo_threshold;
|
||||
Tick dma_read_delay;
|
||||
Tick dma_read_factor;
|
||||
Tick dma_write_delay;
|
||||
Tick dma_write_factor;
|
||||
};
|
||||
|
||||
protected:
|
||||
const Params *params() const { return (const Params *)_params; }
|
||||
|
||||
public:
|
||||
Device(Params *params);
|
||||
~Device();
|
||||
};
|
||||
|
||||
/*
|
||||
* Ethernet Interface for an Ethernet Device
|
||||
*/
|
||||
class Interface : public EtherInt
|
||||
{
|
||||
private:
|
||||
Device *dev;
|
||||
|
||||
public:
|
||||
Interface(const std::string &name, Device *d)
|
||||
: EtherInt(name), dev(d) { dev->setInterface(this); }
|
||||
|
||||
virtual bool recvPacket(PacketPtr pkt) { return dev->recvPacket(pkt); }
|
||||
virtual void sendDone() { dev->transferDone(); }
|
||||
};
|
||||
|
||||
/* namespace Sinic */ }
|
||||
|
||||
#endif // __DEV_SINIC_HH__
|
187
dev/sinicreg.hh
Normal file
187
dev/sinicreg.hh
Normal file
|
@ -0,0 +1,187 @@
|
|||
/*
|
||||
* Copyright (c) 2004 The Regents of The University of Michigan
|
||||
* All rights reserved.
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
* modification, are permitted provided that the following conditions are
|
||||
* met: redistributions of source code must retain the above copyright
|
||||
* notice, this list of conditions and the following disclaimer;
|
||||
* redistributions in binary form must reproduce the above copyright
|
||||
* notice, this list of conditions and the following disclaimer in the
|
||||
* documentation and/or other materials provided with the distribution;
|
||||
* neither the name of the copyright holders nor the names of its
|
||||
* contributors may be used to endorse or promote products derived from
|
||||
* this software without specific prior written permission.
|
||||
*
|
||||
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
||||
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
||||
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
||||
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
||||
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
||||
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
||||
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
||||
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
||||
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
||||
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
||||
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||||
*/
|
||||
|
||||
#ifndef __DEV_SINICREG_HH__
|
||||
#define __DEV_SINICREG_HH__
|
||||
|
||||
#define __SINIC_REG32(NAME, VAL) static const uint32_t NAME = (VAL)
|
||||
#define __SINIC_REG64(NAME, VAL) static const uint64_t NAME = (VAL)
|
||||
|
||||
#define __SINIC_VAL32(NAME, OFFSET, WIDTH) \
|
||||
static const uint32_t NAME##_width = WIDTH; \
|
||||
static const uint32_t NAME##_offset = OFFSET; \
|
||||
static const uint32_t NAME##_mask = (1 << WIDTH) - 1; \
|
||||
static const uint32_t NAME = ((1 << WIDTH) - 1) << OFFSET; \
|
||||
static inline uint32_t get_##NAME(uint32_t reg) \
|
||||
{ return (reg & NAME) >> OFFSET; } \
|
||||
static inline uint32_t set_##NAME(uint32_t reg, uint32_t val) \
|
||||
{ return (reg & ~NAME) | ((val << OFFSET) & NAME); }
|
||||
|
||||
#define __SINIC_VAL64(NAME, OFFSET, WIDTH) \
|
||||
static const uint64_t NAME##_width = WIDTH; \
|
||||
static const uint64_t NAME##_offset = OFFSET; \
|
||||
static const uint64_t NAME##_mask = (ULL(1) << WIDTH) - 1; \
|
||||
static const uint64_t NAME = ((ULL(1) << WIDTH) - 1) << OFFSET; \
|
||||
static inline uint64_t get_##NAME(uint64_t reg) \
|
||||
{ return (reg & NAME) >> OFFSET; } \
|
||||
static inline uint64_t set_##NAME(uint64_t reg, uint64_t val) \
|
||||
{ return (reg & ~NAME) | ((val << OFFSET) & NAME); }
|
||||
|
||||
namespace Sinic {
|
||||
namespace Regs {
|
||||
|
||||
// Registers
|
||||
__SINIC_REG32(Config, 0x00); // 32: configuration register
|
||||
__SINIC_REG32(RxMaxCopy, 0x04); // 32: max rx copy
|
||||
__SINIC_REG32(TxMaxCopy, 0x08); // 32: max tx copy
|
||||
__SINIC_REG32(RxThreshold, 0x0c); // 32: receive fifo threshold
|
||||
__SINIC_REG32(TxThreshold, 0x10); // 32: transmit fifo threshold
|
||||
__SINIC_REG32(IntrStatus, 0x14); // 32: interrupt status
|
||||
__SINIC_REG32(IntrMask, 0x18); // 32: interrupt mask
|
||||
__SINIC_REG32(RxData, 0x20); // 64: receive data
|
||||
__SINIC_REG32(RxDone, 0x28); // 64: receive done
|
||||
__SINIC_REG32(RxWait, 0x30); // 64: receive done (busy wait)
|
||||
__SINIC_REG32(TxData, 0x38); // 64: transmit data
|
||||
__SINIC_REG32(TxDone, 0x40); // 64: transmit done
|
||||
__SINIC_REG32(TxWait, 0x48); // 64: transmit done (busy wait)
|
||||
__SINIC_REG32(HwAddr, 0x50); // 64: mac address
|
||||
__SINIC_REG32(Size, 0x58);
|
||||
|
||||
// Config register bits
|
||||
__SINIC_VAL32(Config_Reset, 31, 1); // reset chip
|
||||
__SINIC_VAL32(Config_Filter, 7, 1); // enable receive filter
|
||||
__SINIC_VAL32(Config_Vlan, 6, 1); // enable vlan tagging
|
||||
__SINIC_VAL32(Config_Virtual, 5, 1); // enable virtual addressing
|
||||
__SINIC_VAL32(Config_Desc, 4, 1); // enable tx/rx descriptors
|
||||
__SINIC_VAL32(Config_Poll, 3, 1); // enable polling
|
||||
__SINIC_VAL32(Config_IntEn, 2, 1); // enable interrupts
|
||||
__SINIC_VAL32(Config_TxEn, 1, 1); // enable transmit
|
||||
__SINIC_VAL32(Config_RxEn, 0, 1); // enable receive
|
||||
|
||||
// Interrupt register bits
|
||||
__SINIC_VAL32(Intr_TxFifo, 5, 1); // Fifo oflow/uflow/threshold
|
||||
__SINIC_VAL32(Intr_TxData, 4, 1); // DMA Completed w/ interrupt
|
||||
__SINIC_VAL32(Intr_TxDone, 3, 1); // Packet transmitted
|
||||
__SINIC_VAL32(Intr_RxFifo, 2, 1); // Fifo oflow/uflow/threshold
|
||||
__SINIC_VAL32(Intr_RxData, 1, 1); // DMA Completed w/ interrupt
|
||||
__SINIC_VAL32(Intr_RxDone, 0, 1); // Packet received
|
||||
__SINIC_REG32(Intr_All, 0x3f);
|
||||
__SINIC_REG32(Intr_NoDelay, 0x24);
|
||||
__SINIC_REG32(Intr_Res, ~0x3f);
|
||||
|
||||
// RX Data Description
|
||||
__SINIC_VAL64(RxData_Len, 40, 20); // 0 - 1M
|
||||
__SINIC_VAL64(RxData_Addr, 0, 40); // Address 1TB
|
||||
|
||||
// TX Data Description
|
||||
__SINIC_VAL64(TxData_More, 63, 1);
|
||||
__SINIC_VAL64(TxData_Checksum, 62, 1);
|
||||
__SINIC_VAL64(TxData_Len, 40, 20); // 0 - 1M
|
||||
__SINIC_VAL64(TxData_Addr, 0, 40); // Address 1TB
|
||||
|
||||
// RX Done/Busy Information
|
||||
__SINIC_VAL64(RxDone_Complete, 63, 1);
|
||||
__SINIC_VAL64(RxDone_IpPacket, 45, 1);
|
||||
__SINIC_VAL64(RxDone_TcpPacket, 44, 1);
|
||||
__SINIC_VAL64(RxDone_UdpPacket, 43, 1);
|
||||
__SINIC_VAL64(RxDone_IpError, 42, 1);
|
||||
__SINIC_VAL64(RxDone_TcpError, 41, 1);
|
||||
__SINIC_VAL64(RxDone_UdpError, 40, 1);
|
||||
__SINIC_VAL64(RxDone_More, 32, 1);
|
||||
__SINIC_VAL64(RxDone_FifoLen, 20, 8); // up to 255 packets
|
||||
__SINIC_VAL64(RxDone_CopyLen, 0, 20); // up to 256k
|
||||
|
||||
// TX Done/Busy Information
|
||||
__SINIC_VAL64(TxDone_Complete, 63, 1);
|
||||
__SINIC_VAL64(TxDone_FifoLen, 20, 8); // up to 255 packets
|
||||
__SINIC_VAL64(TxDone_CopyLen, 0, 20); // up to 256k
|
||||
|
||||
inline int
|
||||
regSize(int offset)
|
||||
{
|
||||
static const char sizes[] = {
|
||||
4,
|
||||
4,
|
||||
4,
|
||||
4,
|
||||
4,
|
||||
4,
|
||||
4,
|
||||
0,
|
||||
8, 0,
|
||||
8, 0,
|
||||
8, 0,
|
||||
8, 0,
|
||||
8, 0,
|
||||
8, 0,
|
||||
8, 0
|
||||
};
|
||||
|
||||
if (offset & 0x3)
|
||||
return 0;
|
||||
|
||||
if (offset >= Size)
|
||||
return 0;
|
||||
|
||||
return sizes[offset / 4];
|
||||
}
|
||||
|
||||
inline const char *
|
||||
regName(int offset)
|
||||
{
|
||||
static const char *names[] = {
|
||||
"Config",
|
||||
"RxMaxCopy",
|
||||
"TxMaxCopy",
|
||||
"RxThreshold",
|
||||
"TxThreshold",
|
||||
"IntrStatus",
|
||||
"IntrMask",
|
||||
"invalid",
|
||||
"RxData", "invalid",
|
||||
"RxDone", "invalid",
|
||||
"RxWait", "invalid",
|
||||
"TxData", "invalid",
|
||||
"TxDone", "invalid",
|
||||
"TxWait", "invalid",
|
||||
"HwAddr", "invalid"
|
||||
};
|
||||
|
||||
if (offset & 0x3)
|
||||
return "invalid";
|
||||
|
||||
if (offset >= Size)
|
||||
return "invalid";
|
||||
|
||||
return names[offset / 4];
|
||||
}
|
||||
|
||||
/* namespace Regs */ }
|
||||
/* namespace Sinic */ }
|
||||
|
||||
#endif // __DEV_SINICREG_HH__
|
Loading…
Reference in a new issue