X86: Make the micropc available through the thread context objects.
This is necssary for fault handlers that branch to non-zero micro PCs. --HG-- extra : convert_revision : c1cb4863d779a9f4a508d0b450e64fb7a985f264
This commit is contained in:
parent
53cb6cbcc1
commit
7a39457d7f
3 changed files with 55 additions and 1 deletions
|
@ -203,6 +203,16 @@ class O3ThreadContext : public ThreadContext
|
|||
/** Sets this thread's next PC. */
|
||||
virtual void setNextPC(uint64_t val);
|
||||
|
||||
virtual uint64_t readMicroPC()
|
||||
{ return cpu->readMicroPC(thread->readTid()); }
|
||||
|
||||
virtual void setMicroPC(uint64_t val);
|
||||
|
||||
virtual uint64_t readNextMicroPC()
|
||||
{ return cpu->readNextMicroPC(thread->readTid()); }
|
||||
|
||||
virtual void setNextMicroPC(uint64_t val);
|
||||
|
||||
/** Reads a miscellaneous register. */
|
||||
virtual MiscReg readMiscRegNoEffect(int misc_reg)
|
||||
{ return cpu->readMiscRegNoEffect(misc_reg, thread->readTid()); }
|
||||
|
|
|
@ -289,9 +289,13 @@ O3ThreadContext<Impl>::copyArchRegs(ThreadContext *tc)
|
|||
// Copy the misc regs.
|
||||
TheISA::copyMiscRegs(tc, this);
|
||||
|
||||
// Then finally set the PC and the next PC.
|
||||
// Then finally set the PC, the next PC, the nextNPC, the micropc, and the
|
||||
// next micropc.
|
||||
cpu->setPC(tc->readPC(), tid);
|
||||
cpu->setNextPC(tc->readNextPC(), tid);
|
||||
cpu->setNextNPC(tc->readNextNPC(), tid);
|
||||
cpu->setMicroPC(tc->readMicroPC(), tid);
|
||||
cpu->setNextMicroPC(tc->readNextMicroPC(), tid);
|
||||
#if !FULL_SYSTEM
|
||||
this->thread->funcExeInst = tc->readFuncExeInst();
|
||||
#endif
|
||||
|
@ -448,6 +452,30 @@ O3ThreadContext<Impl>::setNextPC(uint64_t val)
|
|||
}
|
||||
}
|
||||
|
||||
template <class Impl>
|
||||
void
|
||||
O3ThreadContext<Impl>::setMicroPC(uint64_t val)
|
||||
{
|
||||
cpu->setMicroPC(val, thread->readTid());
|
||||
|
||||
// Squash if we're not already in a state update mode.
|
||||
if (!thread->trapPending && !thread->inSyscall) {
|
||||
cpu->squashFromTC(thread->readTid());
|
||||
}
|
||||
}
|
||||
|
||||
template <class Impl>
|
||||
void
|
||||
O3ThreadContext<Impl>::setNextMicroPC(uint64_t val)
|
||||
{
|
||||
cpu->setNextMicroPC(val, thread->readTid());
|
||||
|
||||
// Squash if we're not already in a state update mode.
|
||||
if (!thread->trapPending && !thread->inSyscall) {
|
||||
cpu->squashFromTC(thread->readTid());
|
||||
}
|
||||
}
|
||||
|
||||
template <class Impl>
|
||||
void
|
||||
O3ThreadContext<Impl>::setMiscRegNoEffect(int misc_reg, const MiscReg &val)
|
||||
|
|
|
@ -226,6 +226,14 @@ class ThreadContext
|
|||
|
||||
virtual void setNextNPC(uint64_t val) = 0;
|
||||
|
||||
virtual uint64_t readMicroPC() = 0;
|
||||
|
||||
virtual void setMicroPC(uint64_t val) = 0;
|
||||
|
||||
virtual uint64_t readNextMicroPC() = 0;
|
||||
|
||||
virtual void setNextMicroPC(uint64_t val) = 0;
|
||||
|
||||
virtual MiscReg readMiscRegNoEffect(int misc_reg) = 0;
|
||||
|
||||
virtual MiscReg readMiscReg(int misc_reg) = 0;
|
||||
|
@ -419,6 +427,14 @@ class ProxyThreadContext : public ThreadContext
|
|||
|
||||
void setNextNPC(uint64_t val) { actualTC->setNextNPC(val); }
|
||||
|
||||
uint64_t readMicroPC() { return actualTC->readMicroPC(); }
|
||||
|
||||
void setMicroPC(uint64_t val) { actualTC->setMicroPC(val); }
|
||||
|
||||
uint64_t readNextMicroPC() { return actualTC->readMicroPC(); }
|
||||
|
||||
void setNextMicroPC(uint64_t val) { actualTC->setMicroPC(val); }
|
||||
|
||||
MiscReg readMiscRegNoEffect(int misc_reg)
|
||||
{ return actualTC->readMiscRegNoEffect(misc_reg); }
|
||||
|
||||
|
|
Loading…
Reference in a new issue