sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

CPU: Add some useful debug message to the timing simple cpu.

Browse source
This commit is contained in:
Ali Saidi 2011-05-04 20:38:27 -05:00
parent 6e634beb8a
commit 77bea2fb42
1 changed files with 9 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

9
src/cpu/simple/timing.cc
View file

@ -729,6 +729,7 @@ TimingSimpleCPU::fetch()
Request *ifetch_req = new Request(); Request *ifetch_req = new Request();
ifetch_req->setThreadContext(_cpuId, /* thread ID */ 0); ifetch_req->setThreadContext(_cpuId, /* thread ID */ 0);
setupFetchRequest(ifetch_req); setupFetchRequest(ifetch_req);
DPRINTF(SimpleCPU, "Translating address %#x\n", ifetch_req->getVaddr());
thread->itb->translateTiming(ifetch_req, tc, &fetchTranslation, thread->itb->translateTiming(ifetch_req, tc, &fetchTranslation,
BaseTLB::Execute); BaseTLB::Execute);
} else { } else {
@ -745,8 +746,11 @@ void
TimingSimpleCPU::sendFetch(Fault fault, RequestPtr req, ThreadContext *tc) TimingSimpleCPU::sendFetch(Fault fault, RequestPtr req, ThreadContext *tc)
{ {
if (fault == NoFault) { if (fault == NoFault) {
DPRINTF(SimpleCPU, "Sending fetch for addr %#x(pa: %#x)\n",
req->getVaddr(), req->getPaddr());
ifetch_pkt = new Packet(req, MemCmd::ReadReq, Packet::Broadcast); ifetch_pkt = new Packet(req, MemCmd::ReadReq, Packet::Broadcast);
ifetch_pkt->dataStatic(&inst); ifetch_pkt->dataStatic(&inst);
DPRINTF(SimpleCPU, " -- pkt addr: %#x\n", ifetch_pkt->getAddr());
if (!icachePort.sendTiming(ifetch_pkt)) { if (!icachePort.sendTiming(ifetch_pkt)) {
// Need to wait for retry // Need to wait for retry
@ -758,6 +762,7 @@ TimingSimpleCPU::sendFetch(Fault fault, RequestPtr req, ThreadContext *tc)
ifetch_pkt = NULL; ifetch_pkt = NULL;
} }
} else { } else {
DPRINTF(SimpleCPU, "Translation of addr %#x faulted\n", req->getVaddr());
delete req; delete req;
// fetch fault: advance directly to next instruction (fault handler) // fetch fault: advance directly to next instruction (fault handler)
_status = Running; _status = Running;
@ -800,6 +805,9 @@ TimingSimpleCPU::advanceInst(Fault fault)
void void
TimingSimpleCPU::completeIfetch(PacketPtr pkt) TimingSimpleCPU::completeIfetch(PacketPtr pkt)
{ {
DPRINTF(SimpleCPU, "Complete ICache Fetch for addr %#x\n", pkt ?
pkt->getAddr() : 0);
// received a response from the icache: execute the received // received a response from the icache: execute the received
// instruction // instruction
@ -881,6 +889,7 @@ bool
TimingSimpleCPU::IcachePort::recvTiming(PacketPtr pkt) TimingSimpleCPU::IcachePort::recvTiming(PacketPtr pkt)
{ {
if (pkt->isResponse() && !pkt->wasNacked()) { if (pkt->isResponse() && !pkt->wasNacked()) {
DPRINTF(SimpleCPU, "Received timing response %#x\n", pkt->getAddr());
// delay processing of returned data until next CPU clock edge // delay processing of returned data until next CPU clock edge
Tick next_tick = cpu->nextCycle(curTick()); Tick next_tick = cpu->nextCycle(curTick());