sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

Remove hack now that ports work properly

Browse source 
--HG--
extra : convert_revision : 43c22294867d7cbbc67ae66ec41a1d1c89f5a59d
This commit is contained in:
Ron Dreslinski 2006-07-07 15:16:41 -04:00
parent ea11c7bdbe
commit 76c110d924
1 changed files with 1 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
src/cpu/simple/timing.cc
View file

@ -452,12 +452,7 @@ TimingSimpleCPU::completeIfetch(Packet *pkt)
bool
TimingSimpleCPU::IcachePort::recvTiming(Packet *pkt)
{
if (cpu->_status == DcacheWaitResponse)
cpu->completeDataAccess(pkt);
else if (cpu->_status == IcacheWaitResponse)
cpu->completeIfetch(pkt);
else
assert("OOPS" && 0);
return true;
}