stats: Bump stats for o3 LSQ changes
This commit is contained in:
parent
9649395f85
commit
726f626e87
4 changed files with 3319 additions and 3319 deletions
File diff suppressed because it is too large
Load diff
|
@ -4,11 +4,11 @@ sim_seconds 2.824366 # Nu
|
||||||
sim_ticks 2824365837500 # Number of ticks simulated
|
sim_ticks 2824365837500 # Number of ticks simulated
|
||||||
final_tick 2824365837500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
|
final_tick 2824365837500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
|
||||||
sim_freq 1000000000000 # Frequency of simulated ticks
|
sim_freq 1000000000000 # Frequency of simulated ticks
|
||||||
host_inst_rate 90810 # Simulator instruction rate (inst/s)
|
host_inst_rate 93434 # Simulator instruction rate (inst/s)
|
||||||
host_op_rate 110172 # Simulator op (including micro ops) rate (op/s)
|
host_op_rate 113356 # Simulator op (including micro ops) rate (op/s)
|
||||||
host_tick_rate 2134851185 # Simulator tick rate (ticks/s)
|
host_tick_rate 2196532158 # Simulator tick rate (ticks/s)
|
||||||
host_mem_usage 669748 # Number of bytes of host memory used
|
host_mem_usage 669668 # Number of bytes of host memory used
|
||||||
host_seconds 1322.98 # Real time elapsed on the host
|
host_seconds 1285.83 # Real time elapsed on the host
|
||||||
sim_insts 120140086 # Number of instructions simulated
|
sim_insts 120140086 # Number of instructions simulated
|
||||||
sim_ops 145755972 # Number of ops (including micro ops) simulated
|
sim_ops 145755972 # Number of ops (including micro ops) simulated
|
||||||
system.voltage_domain.voltage 1 # Voltage in Volts
|
system.voltage_domain.voltage 1 # Voltage in Volts
|
||||||
|
@ -750,7 +750,7 @@ system.cpu0.fp_regfile_reads 8164 # nu
|
||||||
system.cpu0.fp_regfile_writes 2269 # number of floating regfile writes
|
system.cpu0.fp_regfile_writes 2269 # number of floating regfile writes
|
||||||
system.cpu0.cc_regfile_reads 350776322 # number of cc regfile reads
|
system.cpu0.cc_regfile_reads 350776322 # number of cc regfile reads
|
||||||
system.cpu0.cc_regfile_writes 41073406 # number of cc regfile writes
|
system.cpu0.cc_regfile_writes 41073406 # number of cc regfile writes
|
||||||
system.cpu0.misc_regfile_reads 245816593 # number of misc regfile reads
|
system.cpu0.misc_regfile_reads 245816614 # number of misc regfile reads
|
||||||
system.cpu0.misc_regfile_writes 1224552 # number of misc regfile writes
|
system.cpu0.misc_regfile_writes 1224552 # number of misc regfile writes
|
||||||
system.cpu0.dcache.tags.replacements 712837 # number of replacements
|
system.cpu0.dcache.tags.replacements 712837 # number of replacements
|
||||||
system.cpu0.dcache.tags.tagsinuse 493.082878 # Cycle average of tags in use
|
system.cpu0.dcache.tags.tagsinuse 493.082878 # Cycle average of tags in use
|
||||||
|
@ -1815,7 +1815,7 @@ system.cpu1.fp_regfile_reads 1413 # nu
|
||||||
system.cpu1.fp_regfile_writes 520 # number of floating regfile writes
|
system.cpu1.fp_regfile_writes 520 # number of floating regfile writes
|
||||||
system.cpu1.cc_regfile_reads 191162273 # number of cc regfile reads
|
system.cpu1.cc_regfile_reads 191162273 # number of cc regfile reads
|
||||||
system.cpu1.cc_regfile_writes 15560809 # number of cc regfile writes
|
system.cpu1.cc_regfile_writes 15560809 # number of cc regfile writes
|
||||||
system.cpu1.misc_regfile_reads 205875636 # number of misc regfile reads
|
system.cpu1.misc_regfile_reads 205875708 # number of misc regfile reads
|
||||||
system.cpu1.misc_regfile_writes 388862 # number of misc regfile writes
|
system.cpu1.misc_regfile_writes 388862 # number of misc regfile writes
|
||||||
system.cpu1.dcache.tags.replacements 191071 # number of replacements
|
system.cpu1.dcache.tags.replacements 191071 # number of replacements
|
||||||
system.cpu1.dcache.tags.tagsinuse 472.558495 # Cycle average of tags in use
|
system.cpu1.dcache.tags.tagsinuse 472.558495 # Cycle average of tags in use
|
||||||
|
|
|
@ -4,11 +4,11 @@ sim_seconds 2.804324 # Nu
|
||||||
sim_ticks 2804324203000 # Number of ticks simulated
|
sim_ticks 2804324203000 # Number of ticks simulated
|
||||||
final_tick 2804324203000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
|
final_tick 2804324203000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
|
||||||
sim_freq 1000000000000 # Frequency of simulated ticks
|
sim_freq 1000000000000 # Frequency of simulated ticks
|
||||||
host_inst_rate 115850 # Simulator instruction rate (inst/s)
|
host_inst_rate 110825 # Simulator instruction rate (inst/s)
|
||||||
host_op_rate 140611 # Simulator op (including micro ops) rate (op/s)
|
host_op_rate 134512 # Simulator op (including micro ops) rate (op/s)
|
||||||
host_tick_rate 2777671240 # Simulator tick rate (ticks/s)
|
host_tick_rate 2657187313 # Simulator tick rate (ticks/s)
|
||||||
host_mem_usage 569464 # Number of bytes of host memory used
|
host_mem_usage 623780 # Number of bytes of host memory used
|
||||||
host_seconds 1009.60 # Real time elapsed on the host
|
host_seconds 1055.37 # Real time elapsed on the host
|
||||||
sim_insts 116961789 # Number of instructions simulated
|
sim_insts 116961789 # Number of instructions simulated
|
||||||
sim_ops 141959973 # Number of ops (including micro ops) simulated
|
sim_ops 141959973 # Number of ops (including micro ops) simulated
|
||||||
system.voltage_domain.voltage 1 # Voltage in Volts
|
system.voltage_domain.voltage 1 # Voltage in Volts
|
||||||
|
@ -635,9 +635,9 @@ system.cpu0.iew.iewDispNonSpecInsts 550941 # Nu
|
||||||
system.cpu0.iew.iewIQFullEvents 44144 # Number of times the IQ has become full, causing a stall
|
system.cpu0.iew.iewIQFullEvents 44144 # Number of times the IQ has become full, causing a stall
|
||||||
system.cpu0.iew.iewLSQFullEvents 2103435 # Number of times the LSQ has become full, causing a stall
|
system.cpu0.iew.iewLSQFullEvents 2103435 # Number of times the LSQ has become full, causing a stall
|
||||||
system.cpu0.iew.memOrderViolationEvents 52158 # Number of memory order violations
|
system.cpu0.iew.memOrderViolationEvents 52158 # Number of memory order violations
|
||||||
system.cpu0.iew.predictedTakenIncorrect 253800 # Number of branches that were predicted taken incorrectly
|
system.cpu0.iew.predictedTakenIncorrect 253796 # Number of branches that were predicted taken incorrectly
|
||||||
system.cpu0.iew.predictedNotTakenIncorrect 219690 # Number of branches that were predicted not taken incorrectly
|
system.cpu0.iew.predictedNotTakenIncorrect 219690 # Number of branches that were predicted not taken incorrectly
|
||||||
system.cpu0.iew.branchMispredicts 473490 # Number of branch mispredicts detected at execute
|
system.cpu0.iew.branchMispredicts 473486 # Number of branch mispredicts detected at execute
|
||||||
system.cpu0.iew.iewExecutedInsts 76500063 # Number of executed instructions
|
system.cpu0.iew.iewExecutedInsts 76500063 # Number of executed instructions
|
||||||
system.cpu0.iew.iewExecLoadInsts 14443562 # Number of load instructions executed
|
system.cpu0.iew.iewExecLoadInsts 14443562 # Number of load instructions executed
|
||||||
system.cpu0.iew.iewExecSquashedInsts 547275 # Number of squashed instructions skipped in execute
|
system.cpu0.iew.iewExecSquashedInsts 547275 # Number of squashed instructions skipped in execute
|
||||||
|
|
File diff suppressed because it is too large
Load diff
Loading…
Reference in a new issue