Updated FastCPU model with all the recent changes.
arch/alpha/ev5.cc: Updated to support new forms of setIntReg and setFloatRegDouble. Will need to be cleaned up in the future. arch/isa_parser.py: Added in FastCPU model. --HG-- extra : convert_revision : 384a27efcb50729ea6c3cc11653f395c300e48db
This commit is contained in:
parent
67b5f6afc1
commit
6964ecd1cf
|
@ -153,8 +153,10 @@ void
|
||||||
AlphaISA::zeroRegisters(XC *xc)
|
AlphaISA::zeroRegisters(XC *xc)
|
||||||
{
|
{
|
||||||
// Insure ISA semantics
|
// Insure ISA semantics
|
||||||
xc->setIntReg(ZeroReg, 0);
|
// (no longer very clean due to the change in setIntReg() in the
|
||||||
xc->setFloatRegDouble(ZeroReg, 0.0);
|
// cpu model. Consider changing later.)
|
||||||
|
xc->xc->setIntReg(ZeroReg, 0);
|
||||||
|
xc->xc->setFloatRegDouble(ZeroReg, 0.0);
|
||||||
}
|
}
|
||||||
|
|
||||||
void
|
void
|
||||||
|
|
|
@ -630,6 +630,9 @@ class CpuModel:
|
||||||
CpuModel('SimpleCPU', 'simple_cpu_exec.cc',
|
CpuModel('SimpleCPU', 'simple_cpu_exec.cc',
|
||||||
'#include "cpu/simple_cpu/simple_cpu.hh"',
|
'#include "cpu/simple_cpu/simple_cpu.hh"',
|
||||||
{ 'CPU_exec_context': 'SimpleCPU' })
|
{ 'CPU_exec_context': 'SimpleCPU' })
|
||||||
|
CpuModel('FastCPU', 'fast_cpu_exec.cc',
|
||||||
|
'#include "cpu/fast_cpu/fast_cpu.hh"',
|
||||||
|
{ 'CPU_exec_context': 'FastCPU' })
|
||||||
CpuModel('FullCPU', 'full_cpu_exec.cc',
|
CpuModel('FullCPU', 'full_cpu_exec.cc',
|
||||||
'#include "cpu/full_cpu/dyn_inst.hh"',
|
'#include "cpu/full_cpu/dyn_inst.hh"',
|
||||||
{ 'CPU_exec_context': 'DynInst' })
|
{ 'CPU_exec_context': 'DynInst' })
|
||||||
|
|
Loading…
Reference in a new issue