sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

ARM: Ignore/warn when CSSELR or CCSIDR are accessed.

Browse source 
These registers provide information about the caches. Since we can't provide
that information, these will be harmlessly inert.
This commit is contained in:
Gabe Black 2010-06-02 12:58:09 -05:00
parent 741b243260
commit 68f2908a70
2 changed files with 12 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
src/arch/arm/isa.hh
View file

@ -168,6 +168,10 @@ namespace ArmISA
case MISCREG_CLIDR: case MISCREG_CLIDR:
warn("The clidr register always reports 0 caches.\n"); warn("The clidr register always reports 0 caches.\n");
break; break;
case MISCREG_CCSIDR:
warn("The ccsidr register isn't implemented and "
"always reads as 0.\n");
break;
} }
return readMiscRegNoEffect(misc_reg); return readMiscRegNoEffect(misc_reg);
} }
@ -235,6 +239,9 @@ namespace ArmISA
panic("Disabling coprocessors isn't implemented.\n"); panic("Disabling coprocessors isn't implemented.\n");
} }
break; break;
case MISCREG_CSSELR:
warn("The csselr register isn't implemented.\n");
break;
} }
return setMiscRegNoEffect(misc_reg, newVal); return setMiscRegNoEffect(misc_reg, newVal);
} }

9
src/arch/arm/miscregs.hh
View file

@ -94,6 +94,8 @@ namespace ArmISA
MISCREG_CP15DMB, MISCREG_CP15DMB,
MISCREG_CPACR, MISCREG_CPACR,
MISCREG_CLIDR, MISCREG_CLIDR,
MISCREG_CCSIDR,
MISCREG_CSSELR,
MISCREG_ICIALLUIS, MISCREG_ICIALLUIS,
MISCREG_ICIALLU, MISCREG_ICIALLU,
MISCREG_ICIMVAU, MISCREG_ICIMVAU,
@ -118,9 +120,7 @@ namespace ArmISA
MISCREG_ID_ISAR3, MISCREG_ID_ISAR3,
MISCREG_ID_ISAR4, MISCREG_ID_ISAR4,
MISCREG_ID_ISAR5, MISCREG_ID_ISAR5,
MISCREG_CCSIDR,
MISCREG_AIDR, MISCREG_AIDR,
MISCREG_CSSELR,
MISCREG_ACTLR, MISCREG_ACTLR,
MISCREG_DFSR, MISCREG_DFSR,
MISCREG_IFSR, MISCREG_IFSR,
@ -160,13 +160,14 @@ namespace ArmISA
"fpsr", "fpsid", "fpscr", "fpexc", "fpsr", "fpsid", "fpscr", "fpexc",
"sctlr", "dccisw", "dccimvac", "dccmvac", "sctlr", "dccisw", "dccimvac", "dccmvac",
"contextidr", "tpidrurw", "tpidruro", "tpidrprw", "contextidr", "tpidrurw", "tpidruro", "tpidrprw",
"cp15isb", "cp15dsb", "cp15dmb", "cpacr", "clidr", "cp15isb", "cp15dsb", "cp15dmb", "cpacr",
"clidr", "ccsidr", "csselr",
"icialluis", "iciallu", "icimvau", "bpimva", "icialluis", "iciallu", "icimvau", "bpimva",
"ctr", "tcmtr", "mpuir", "mpidr", "midr", "ctr", "tcmtr", "mpuir", "mpidr", "midr",
"id_pfr0", "id_pfr1", "id_dfr0", "id_afr0", "id_pfr0", "id_pfr1", "id_dfr0", "id_afr0",
"id_mmfr0", "id_mmfr1", "id_mmfr2", "id_mmfr3", "id_mmfr0", "id_mmfr1", "id_mmfr2", "id_mmfr3",
"id_isar0", "id_isar1", "id_isar2", "id_isar3", "id_isar4", "id_isar5", "id_isar0", "id_isar1", "id_isar2", "id_isar3", "id_isar4", "id_isar5",
"ccsidr", "aidr", "csselr", "actlr", "aidr", "actlr",
"dfsr", "ifsr", "adfsr", "aifsr", "dfar", "ifar", "dfsr", "ifsr", "adfsr", "aifsr", "dfar", "ifar",
"drbar", "irbar", "drsr", "irsr", "dracr", "iracr", "drbar", "irbar", "drsr", "irsr", "dracr", "iracr",
"rgnr", "bpiallis", "rgnr", "bpiallis",