sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

X86: Fix up the microcode for the FST and FSTP instructions.

Browse source 
--HG--
extra : convert_revision : ad68633e9b7eab425593acb20cf242bf98c2b642
This commit is contained in:
Gabe Black 2007-10-02 22:06:59 -07:00
parent b831f7409b
commit 683d6d46f6
1 changed files with 4 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
src/arch/x86/isa/insts/x87/data_transfer_and_conversion/load_or_store_floating_point.py
View file

@ -66,23 +66,21 @@ def macroop FLD_P {
}; };
def macroop FST_M { def macroop FST_M {
movfp st(0), ufp1 stfp st(0), seg, sib, disp
stfp ufp1, seg, sib, disp
}; };
def macroop FST_P { def macroop FST_P {
movfp st(0), ufp1
rdip t7 rdip t7
stfp ufp1, seg, riprel, disp stfp st(0), seg, riprel, disp
}; };
def macroop FSTP_M { def macroop FSTP_M {
movfp st(0), ufp1, spm=1 movfp ufp1, st(0), spm=1
stfp ufp1, seg, sib, disp stfp ufp1, seg, sib, disp
}; };
def macroop FSTP_P { def macroop FSTP_P {
movfp st(0), ufp1, spm=1 movfp ufp1, st(0), spm=1
rdip t7 rdip t7
stfp ufp1, seg, riprel, disp stfp ufp1, seg, riprel, disp
}; };