O3: Remove hardcoded tgts_per_mshr in O3CPU.py.
There are two lines in O3CPU.py that set the dcache and icache tgts_per_mshr to 20, ignoring any pre-configured value of tgts_per_mshr. This patch removes these hardcoded lines from O3CPU.py and sets the default L1 cache mshr targets to 20. --HG-- extra : rebase_source : 6f92d950e90496a3102967442814e97dc84db08b
This commit is contained in:
parent
fa753c1454
commit
61c14da751
9 changed files with 8 additions and 11 deletions
|
@ -33,7 +33,7 @@ class L1Cache(BaseCache):
|
||||||
block_size = 64
|
block_size = 64
|
||||||
latency = '1ns'
|
latency = '1ns'
|
||||||
mshrs = 10
|
mshrs = 10
|
||||||
tgts_per_mshr = 5
|
tgts_per_mshr = 20
|
||||||
is_top_level = True
|
is_top_level = True
|
||||||
|
|
||||||
class L2Cache(BaseCache):
|
class L2Cache(BaseCache):
|
||||||
|
|
|
@ -146,7 +146,3 @@ class DerivO3CPU(BaseCPU):
|
||||||
smtROBThreshold = Param.Int(100, "SMT ROB Threshold Sharing Parameter")
|
smtROBThreshold = Param.Int(100, "SMT ROB Threshold Sharing Parameter")
|
||||||
smtCommitPolicy = Param.String('RoundRobin', "SMT Commit Policy")
|
smtCommitPolicy = Param.String('RoundRobin', "SMT Commit Policy")
|
||||||
|
|
||||||
def addPrivateSplitL1Caches(self, ic, dc, iwc = None, dwc = None):
|
|
||||||
BaseCPU.addPrivateSplitL1Caches(self, ic, dc, iwc, dwc)
|
|
||||||
self.icache.tgts_per_mshr = 20
|
|
||||||
self.dcache.tgts_per_mshr = 20
|
|
||||||
|
|
|
@ -38,7 +38,7 @@ class L1(BaseCache):
|
||||||
latency = '1ns'
|
latency = '1ns'
|
||||||
block_size = 64
|
block_size = 64
|
||||||
mshrs = 4
|
mshrs = 4
|
||||||
tgts_per_mshr = 8
|
tgts_per_mshr = 20
|
||||||
is_top_level = True
|
is_top_level = True
|
||||||
|
|
||||||
# ----------------------
|
# ----------------------
|
||||||
|
|
|
@ -39,6 +39,7 @@ class MyCache(BaseCache):
|
||||||
|
|
||||||
class MyL1Cache(MyCache):
|
class MyL1Cache(MyCache):
|
||||||
is_top_level = True
|
is_top_level = True
|
||||||
|
tgts_per_mshr = 20
|
||||||
|
|
||||||
cpu = DerivO3CPU(cpu_id=0)
|
cpu = DerivO3CPU(cpu_id=0)
|
||||||
cpu.addTwoLevelCacheHierarchy(MyL1Cache(size = '128kB'),
|
cpu.addTwoLevelCacheHierarchy(MyL1Cache(size = '128kB'),
|
||||||
|
|
|
@ -42,7 +42,7 @@ class L1(BaseCache):
|
||||||
latency = '1ns'
|
latency = '1ns'
|
||||||
block_size = 64
|
block_size = 64
|
||||||
mshrs = 4
|
mshrs = 4
|
||||||
tgts_per_mshr = 8
|
tgts_per_mshr = 20
|
||||||
is_top_level = True
|
is_top_level = True
|
||||||
|
|
||||||
# ----------------------
|
# ----------------------
|
||||||
|
|
|
@ -40,7 +40,7 @@ class L1(BaseCache):
|
||||||
latency = '1ns'
|
latency = '1ns'
|
||||||
block_size = 64
|
block_size = 64
|
||||||
mshrs = 4
|
mshrs = 4
|
||||||
tgts_per_mshr = 8
|
tgts_per_mshr = 20
|
||||||
is_top_level = True
|
is_top_level = True
|
||||||
|
|
||||||
# ----------------------
|
# ----------------------
|
||||||
|
|
|
@ -40,7 +40,7 @@ class L1(BaseCache):
|
||||||
latency = '1ns'
|
latency = '1ns'
|
||||||
block_size = 64
|
block_size = 64
|
||||||
mshrs = 4
|
mshrs = 4
|
||||||
tgts_per_mshr = 8
|
tgts_per_mshr = 20
|
||||||
is_top_level = True
|
is_top_level = True
|
||||||
|
|
||||||
# ----------------------
|
# ----------------------
|
||||||
|
|
|
@ -40,7 +40,7 @@ class L1(BaseCache):
|
||||||
latency = '1ns'
|
latency = '1ns'
|
||||||
block_size = 64
|
block_size = 64
|
||||||
mshrs = 4
|
mshrs = 4
|
||||||
tgts_per_mshr = 8
|
tgts_per_mshr = 20
|
||||||
is_top_level = True
|
is_top_level = True
|
||||||
|
|
||||||
# ----------------------
|
# ----------------------
|
||||||
|
|
|
@ -40,7 +40,7 @@ class L1(BaseCache):
|
||||||
latency = '1ns'
|
latency = '1ns'
|
||||||
block_size = 64
|
block_size = 64
|
||||||
mshrs = 4
|
mshrs = 4
|
||||||
tgts_per_mshr = 8
|
tgts_per_mshr = 20
|
||||||
is_top_level = True
|
is_top_level = True
|
||||||
|
|
||||||
# ----------------------
|
# ----------------------
|
||||||
|
|
Loading…
Reference in a new issue