ARM: Decode the unconditional version of ARM fp instructions.
This commit is contained in:
parent
81b7c3d264
commit
5d9191a428
1 changed files with 6 additions and 0 deletions
|
@ -235,6 +235,9 @@ def format ArmUnconditional() {{
|
||||||
return new BlxImm(machInst, imm);
|
return new BlxImm(machInst, imm);
|
||||||
}
|
}
|
||||||
case 0x2:
|
case 0x2:
|
||||||
|
if (CPNUM == 0xa || CPNUM == 0xb) {
|
||||||
|
return decodeExtensionRegLoadStore(machInst);
|
||||||
|
}
|
||||||
if (bits(op1, 0) == 1) {
|
if (bits(op1, 0) == 1) {
|
||||||
if (rn == INTREG_PC) {
|
if (rn == INTREG_PC) {
|
||||||
if (bits(op1, 4, 3) != 0x0) {
|
if (bits(op1, 4, 3) != 0x0) {
|
||||||
|
@ -260,6 +263,9 @@ def format ArmUnconditional() {{
|
||||||
break;
|
break;
|
||||||
case 0x3:
|
case 0x3:
|
||||||
{
|
{
|
||||||
|
if (CPNUM == 0xa || CPNUM == 0xb) {
|
||||||
|
return decodeShortFpTransfer(machInst);
|
||||||
|
}
|
||||||
const bool op = bits(machInst, 4);
|
const bool op = bits(machInst, 4);
|
||||||
if (op) {
|
if (op) {
|
||||||
if (bits(op1, 0)) {
|
if (bits(op1, 0)) {
|
||||||
|
|
Loading…
Reference in a new issue