sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

ruby: move range change send from RubyPort to derived classes.

Browse source
This commit is contained in:
Tony Gutierrez 2016-02-18 10:50:16 -05:00
parent a28a234069
commit 5a88f0931f
3 changed files with 5 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
src/mem/ruby/system/DMASequencer.cc
View file

@ -46,6 +46,9 @@ DMASequencer::init()
RubyPort::init(); RubyPort::init();
m_is_busy = false; m_is_busy = false;
m_data_block_mask = ~ (~0 << RubySystem::getBlockSizeBits()); m_data_block_mask = ~ (~0 << RubySystem::getBlockSizeBits());
for (const auto &s_port : slave_ports)
s_port->sendRangeChange();
} }
RequestStatus RequestStatus

3
src/mem/ruby/system/RubyPort.cc
View file

@ -84,9 +84,6 @@ RubyPort::init()
{ {
assert(m_controller != NULL); assert(m_controller != NULL);
m_mandatory_q_ptr = m_controller->getMandatoryQueue(); m_mandatory_q_ptr = m_controller->getMandatoryQueue();
for (const auto &s_port : slave_ports)
s_port->sendRangeChange();
} }
BaseMasterPort & BaseMasterPort &

3
src/mem/ruby/system/RubyPort.hh
View file

@ -192,6 +192,8 @@ class RubyPort : public MemObject
bool m_usingRubyTester; bool m_usingRubyTester;
System* system; System* system;
std::vector<MemSlavePort *> slave_ports;
private: private:
bool onRetryList(MemSlavePort * port) bool onRetryList(MemSlavePort * port)
{ {
@ -212,7 +214,6 @@ class RubyPort : public MemObject
/** Vector of M5 Ports attached to this Ruby port. */ /** Vector of M5 Ports attached to this Ruby port. */
typedef std::vector<MemSlavePort *>::iterator CpuPortIter; typedef std::vector<MemSlavePort *>::iterator CpuPortIter;
std::vector<MemSlavePort *> slave_ports;
std::vector<PioMasterPort *> master_ports; std::vector<PioMasterPort *> master_ports;
// //