sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

Two fixes to try and get TLB miss cost more in line with real platform:

Browse source 
1) Add fault_handler_delay param to FullCPU to wait N cycles after
committing faulting instruction before fetching fault handler.
2) Make hw_rei a serializing instruction (flushes pipe, basically).

arch/alpha/isa_desc:
    Make hw_rei a serializing instruction (guarantees previous insts
    complete before hw_rei will issue).

--HG--
extra : convert_revision : 704cef65b3869be9eee724055cedb22114a78359
This commit is contained in:
Steve Reinhardt 2005-03-01 22:32:14 -05:00
parent d9de7c5783
commit 50a4ed87d0
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
arch/alpha/isa_desc
View file

@ -2566,7 +2566,7 @@ decode OPCODE default Unknown::unknown() {
}
format BasicOperate {
0x1e: hw_rei({{ xc->hwrei(); }});
0x1e: hw_rei({{ xc->hwrei(); }}, IsSerializing);
// M5 special opcodes use the reserved 0x01 opcode space
0x01: decode M5FUNC {