sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Packages Projects Releases Wiki Activity

X86: Set the flags for rotate right with carry instructions.

Browse source
This commit is contained in:
Gabe Black 2009-08-05 03:00:23 -07:00
parent 64d7948692
commit 4e4adcaaa8
1 changed files with 9 additions and 9 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

18
src/arch/x86/isa/insts/general_purpose/rotate_and_shift/rotate.py
View file

@ -236,13 +236,13 @@ def macroop RCL_P_R
def macroop RCR_R_I def macroop RCR_R_I
{ {
rcri reg, reg, imm rcri reg, reg, imm, flags=(OF,CF)
}; };
def macroop RCR_M_I def macroop RCR_M_I
{ {
ldst t1, seg, sib, disp ldst t1, seg, sib, disp
rcri t1, t1, imm rcri t1, t1, imm, flags=(OF,CF)
st t1, seg, sib, disp st t1, seg, sib, disp
}; };
@ -250,19 +250,19 @@ def macroop RCR_P_I
{ {
rdip t7 rdip t7
ldst t1, seg, riprel, disp ldst t1, seg, riprel, disp
rcri t1, t1, imm rcri t1, t1, imm, flags=(OF,CF)
st t1, seg, riprel, disp st t1, seg, riprel, disp
}; };
def macroop RCR_1_R def macroop RCR_1_R
{ {
rcri reg, reg, 1 rcri reg, reg, 1, flags=(OF,CF)
}; };
def macroop RCR_1_M def macroop RCR_1_M
{ {
ldst t1, seg, sib, disp ldst t1, seg, sib, disp
rcri t1, t1, 1 rcri t1, t1, 1, flags=(OF,CF)
st t1, seg, sib, disp st t1, seg, sib, disp
}; };
@ -270,19 +270,19 @@ def macroop RCR_1_P
{ {
rdip t7 rdip t7
ldst t1, seg, riprel, disp ldst t1, seg, riprel, disp
rcri t1, t1, 1 rcri t1, t1, 1, flags=(OF,CF)
st t1, seg, riprel, disp st t1, seg, riprel, disp
}; };
def macroop RCR_R_R def macroop RCR_R_R
{ {
rcr reg, reg, regm rcr reg, reg, regm, flags=(OF,CF)
}; };
def macroop RCR_M_R def macroop RCR_M_R
{ {
ldst t1, seg, sib, disp ldst t1, seg, sib, disp
rcr t1, t1, reg rcr t1, t1, reg, flags=(OF,CF)
st t1, seg, sib, disp st t1, seg, sib, disp
}; };
@ -290,7 +290,7 @@ def macroop RCR_P_R
{ {
rdip t7 rdip t7
ldst t1, seg, riprel, disp ldst t1, seg, riprel, disp
rcr t1, t1, reg rcr t1, t1, reg, flags=(OF,CF)
st t1, seg, riprel, disp st t1, seg, riprel, disp
}; };
''' '''