sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

X86: Use recvResponse to implement the idle bit in the Local APIC ICR.

Browse source
This commit is contained in:
Gabe Black 2009-04-19 03:56:24 -07:00
parent bdda224d41
commit 4d32cd10ce
1 changed files with 19 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

19
src/arch/x86/interrupts.cc
View file

@ -332,6 +332,22 @@ X86ISA::Interrupts::recvMessage(PacketPtr pkt)
}
Tick
X86ISA::Interrupts::recvResponse(PacketPtr pkt)
{
assert(!pkt->isError());
assert(pkt->cmd == MemCmd::MessageResp);
InterruptCommandRegLow low = regs[APIC_INTERRUPT_COMMAND_LOW];
// Record that the ICR is now idle.
low.deliveryStatus = 0;
regs[APIC_INTERRUPT_COMMAND_LOW] = low;
delete pkt->req;
delete pkt;
DPRINTF(LocalApic, "ICR is now idle.\n");
return 0;
}
void
X86ISA::Interrupts::addressRanges(AddrRangeList &range_list)
{
@ -475,9 +491,12 @@ X86ISA::Interrupts::setReg(ApicRegIndex reg, uint32_t val)
message.level = low.level;
message.trigger = low.trigger;
bool timing = sys->getMemoryMode() == Enums::timing;
// Be careful no updates of the delivery status bit get lost.
regs[APIC_INTERRUPT_COMMAND_LOW] = low;
switch (low.destShorthand) {
case 0:
intPort->sendMessage(message, timing);
newVal = regs[APIC_INTERRUPT_COMMAND_LOW];
break;
case 1:
panic("Self IPIs aren't implemented.\n");