sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

X86: Implement the insert/extract instructions.

Browse source
This commit is contained in:
Gabe Black 2009-08-17 20:22:56 -07:00
parent c0e850c77a
commit 4c23e631f2
3 changed files with 44 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
src/arch/x86/isa/decoder/two_byte_opcodes.isa
View file

@ -908,8 +908,8 @@
0x0: decode OPCODE_OP_BOTTOM3 { 0x0: decode OPCODE_OP_BOTTOM3 {
0x2: WarnUnimpl::cmpccps_Vo_Wo_Ib(); 0x2: WarnUnimpl::cmpccps_Vo_Wo_Ib();
0x3: WarnUnimpl::movnti_Mdq_Gdq(); 0x3: WarnUnimpl::movnti_Mdq_Gdq();
0x4: WarnUnimpl::pinsrw_Pq_Ew_Ib(); 0x4: PINSRW(Pq,Ew,Ib);
0x5: WarnUnimpl::pextrw_Gd_PRq_Ib(); 0x5: PEXTRW(Gd,PRq,Ib);
0x6: WarnUnimpl::shufps_Vps_Wps_Ib(); 0x6: WarnUnimpl::shufps_Vps_Wps_Ib();
} }
// repe (0xF3) // repe (0xF3)
@ -920,8 +920,8 @@
// operand size (0x66) // operand size (0x66)
0x1: decode OPCODE_OP_BOTTOM3 { 0x1: decode OPCODE_OP_BOTTOM3 {
0x2: WarnUnimpl::cmpccpd_Vo_Wo_Ib(); 0x2: WarnUnimpl::cmpccpd_Vo_Wo_Ib();
0x4: WarnUnimpl::pinsrw_Vdw_Ew_Ib(); 0x4: PINSRW(Vdw,Ew,Ib);
0x5: WarnUnimpl::pextrw_Gd_VRdq_Ib(); 0x5: PEXTRW(Gd,VRdq,Ib);
0x6: WarnUnimpl::shufpd_Vpd_Wpd_Ib(); 0x6: WarnUnimpl::shufpd_Vpd_Wpd_Ib();
default: UD2(); default: UD2();
} }

24
src/arch/x86/isa/insts/simd128/integer/data_reordering/extract_and_insert.py
View file

@ -54,6 +54,26 @@
# Authors: Gabe Black # Authors: Gabe Black
microcode = ''' microcode = '''
# PEXTRW def macroop PEXTRW_R_XMM_I {
# PINSRW mov2int reg, xmmlm, "IMMEDIATE & mask(3)", size=2, ext=1
mov2int reg, xmmhm, "IMMEDIATE & mask(3)", size=2, ext=1
};
def macroop PINSRW_XMM_R_I {
mov2fp xmml, regm, "IMMEDIATE & mask(3)", size=2, ext=1
mov2fp xmmh, regm, "IMMEDIATE & mask(3)", size=2, ext=1
};
def macroop PINSRW_XMM_M_I {
ld t1, seg, sib, disp, dataSize=2
mov2fp xmml, t1, "IMMEDIATE & mask(3)", size=2, ext=1
mov2fp xmmh, t1, "IMMEDIATE & mask(3)", size=2, ext=1
};
def macroop PINSRW_XMM_P_I {
rdip t7
ld t1, seg, riprel, disp, dataSize=2
mov2fp xmml, t1, "IMMEDIATE & mask(3)", size=2, ext=1
mov2fp xmmh, t1, "IMMEDIATE & mask(3)", size=2, ext=1
};
''' '''

20
src/arch/x86/isa/insts/simd64/integer/data_reordering/extract_and_insert.py
View file

@ -54,6 +54,22 @@
# Authors: Gabe Black # Authors: Gabe Black
microcode = ''' microcode = '''
# PEXTRW def macroop PEXTRW_R_MMX_I {
# PINSRW mov2int reg, mmxm, "IMMEDIATE & mask(2)", size=2, ext=0
};
def macroop PINSRW_MMX_R_I {
mov2fp mmx, regm, "IMMEDIATE & mask(2)", size=2, ext=0
};
def macroop PINSRW_MMX_M_I {
ld t1, seg, sib, disp, dataSize=2
mov2fp mmx, t1, "IMMEDIATE & mask(2)", size=2, ext=0
};
def macroop PINSRW_MMX_P_I {
rdip t7
ld t1, seg, riprel, disp, dataSize=2
mov2fp mmx, t1, "IMMEDIATE & mask(2)", size=2, ext=0
};
''' '''