mem: Change memory defaults to be more representative
Make the default memory type DDR3-1600 x64, and use the open-adaptive page policy. This change is aiming to ensure that users by default are using a realistic memory system.
This commit is contained in:
parent
bbbae677ed
commit
3dd1587afc
2 changed files with 3 additions and 3 deletions
|
@ -85,7 +85,7 @@ def addCommonOptions(parser):
|
|||
parser.add_option("--list-mem-types",
|
||||
action="callback", callback=_listMemTypes,
|
||||
help="List available memory types")
|
||||
parser.add_option("--mem-type", type="choice", default="simple_mem",
|
||||
parser.add_option("--mem-type", type="choice", default="ddr3_1600_x64",
|
||||
choices=MemConfig.mem_names(),
|
||||
help = "type of memory to use")
|
||||
parser.add_option("--mem-channels", type="int", default=1,
|
||||
|
|
|
@ -72,7 +72,7 @@ class SimpleDRAM(AbstractMemory):
|
|||
port = SlavePort("Slave port")
|
||||
|
||||
# the basic configuration of the controller architecture
|
||||
write_buffer_size = Param.Unsigned(32, "Number of write queue entries")
|
||||
write_buffer_size = Param.Unsigned(64, "Number of write queue entries")
|
||||
read_buffer_size = Param.Unsigned(32, "Number of read queue entries")
|
||||
|
||||
# threshold in percent for when to forcefully trigger writes and
|
||||
|
@ -90,7 +90,7 @@ class SimpleDRAM(AbstractMemory):
|
|||
# scheduler, address map and page policy
|
||||
mem_sched_policy = Param.MemSched('frfcfs', "Memory scheduling policy")
|
||||
addr_mapping = Param.AddrMap('RoRaBaChCo', "Address mapping policy")
|
||||
page_policy = Param.PageManage('open', "Page closure management policy")
|
||||
page_policy = Param.PageManage('open_adaptive', "Page management policy")
|
||||
|
||||
# enforce a limit on the number of accesses per row
|
||||
max_accesses_per_row = Param.Unsigned(16, "Max accesses per row before "
|
||||
|
|
Loading…
Reference in a new issue