sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

ARM: Decode the unimplemented cp15 instruction barrier.

Browse source
This commit is contained in:
Gabe Black 2010-06-02 12:58:08 -05:00
parent 7932b86298
commit 35f0c01fea
2 changed files with 6 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
src/arch/arm/isa/formats/misc.isa
View file

@ -101,6 +101,9 @@ def format McrMrc15() {{
case MISCREG_DCCIMVAC: case MISCREG_DCCIMVAC:
return new WarnUnimplemented( return new WarnUnimplemented(
isRead ? "mrc dccimvac" : "mcr dcimvac", machInst); isRead ? "mrc dccimvac" : "mcr dcimvac", machInst);
case MISCREG_CP15ISB:
return new WarnUnimplemented(
isRead ? "mrc cp15isb" : "mcr cp15isb", machInst);
default: default:
if (isRead) { if (isRead) {
return new Mrc15(machInst, rt, (IntRegIndex)miscReg); return new Mrc15(machInst, rt, (IntRegIndex)miscReg);

6
src/arch/arm/miscregs.hh
View file

@ -88,6 +88,7 @@ namespace ArmISA
MISCREG_TPIDRURW, MISCREG_TPIDRURW,
MISCREG_TPIDRURO, MISCREG_TPIDRURO,
MISCREG_TPIDRPRW, MISCREG_TPIDRPRW,
MISCREG_CP15ISB,
MISCREG_CP15_UNIMP_START, MISCREG_CP15_UNIMP_START,
MISCREG_CTR = MISCREG_CP15_UNIMP_START, MISCREG_CTR = MISCREG_CP15_UNIMP_START,
MISCREG_TCMTR, MISCREG_TCMTR,
@ -131,7 +132,6 @@ namespace ArmISA
MISCREG_BPIALLIS, MISCREG_BPIALLIS,
MISCREG_ICIALLU, MISCREG_ICIALLU,
MISCREG_ICIMVAU, MISCREG_ICIMVAU,
MISCREG_CP15ISB,
MISCREG_BPIALL, MISCREG_BPIALL,
MISCREG_BPIMVA, MISCREG_BPIMVA,
MISCREG_DCIMVAC, MISCREG_DCIMVAC,
@ -160,7 +160,7 @@ namespace ArmISA
"fpsr", "fpsid", "fpscr", "fpexc", "fpsr", "fpsid", "fpscr", "fpexc",
"sctlr", "dccisw", "dccimvac", "sctlr", "dccisw", "dccimvac",
"contextidr", "tpidrurw", "tpidruro", "tpidrprw", "contextidr", "tpidrurw", "tpidruro", "tpidrprw",
"ctr", "tcmtr", "mpuir", "mpidr", "midr", "cp15isb", "ctr", "tcmtr", "mpuir", "mpidr", "midr",
"id_pfr0", "id_pfr1", "id_dfr0", "id_afr0", "id_pfr0", "id_pfr1", "id_dfr0", "id_afr0",
"id_mmfr0", "id_mmfr1", "id_mmfr2", "id_mmfr3", "id_mmfr0", "id_mmfr1", "id_mmfr2", "id_mmfr3",
"id_isar0", "id_isar1", "id_isar2", "id_isar3", "id_isar4", "id_isar5", "id_isar0", "id_isar1", "id_isar2", "id_isar3", "id_isar4", "id_isar5",
@ -168,7 +168,7 @@ namespace ArmISA
"dfsr", "ifsr", "adfsr", "aifsr", "dfar", "ifar", "dfsr", "ifsr", "adfsr", "aifsr", "dfar", "ifar",
"drbar", "irbar", "drsr", "irsr", "dracr", "iracr", "drbar", "irbar", "drsr", "irsr", "dracr", "iracr",
"rgnr", "icialluis", "bpiallis", "iciallu", "icimvau", "rgnr", "icialluis", "bpiallis", "iciallu", "icimvau",
"cp15isb", "bpiall", "bpimva", "dcimvac", "dcisw", "dccmvac", "mccsw", "bpiall", "bpimva", "dcimvac", "dcisw", "dccmvac", "mccsw",
"cp15dsb", "cp15dmb", "dccmvau", "cp15dsb", "cp15dmb", "dccmvau",
"nop", "raz" "nop", "raz"
}; };