ruby/network data_msg_size bug fix with updated stats
This commit is contained in:
Tushar Krishna
parent
b89add1e3f
commit
35082a67b6
|
|
@ -39,7 +39,7 @@ class Debug < LibRubyObject
|
|||
default_param :protocol_trace, Boolean, false
|
||||
|
||||
# a string for filtering debugging output (for all g_debug vars see Debug.h)
|
||||
default_param :filter_string, String, ""
|
||||
default_param :filter_string, String, "none"
|
||||
|
||||
# filters debugging messages based on priority (low, med, high)
|
||||
default_param :verbosity_string, String, "none"
|
||||
|
|
|
|||
File diff suppressed because it is too large
Load diff
|
|
@ -40,37 +40,37 @@ system.cpu7: completed 50000 read accesses @16214970
|
|||
system.cpu5: completed 50000 read accesses @16230286
|
||||
system.cpu2: completed 50000 read accesses @16247930
|
||||
system.cpu1: completed 50000 read accesses @16329114
|
||||
system.cpu3: completed 60000 read accesses @19272882
|
||||
system.cpu7: completed 60000 read accesses @19345830
|
||||
system.cpu4: completed 60000 read accesses @19346068
|
||||
system.cpu6: completed 60000 read accesses @19382538
|
||||
system.cpu0: completed 60000 read accesses @19393516
|
||||
system.cpu2: completed 60000 read accesses @19397285
|
||||
system.cpu5: completed 60000 read accesses @19426724
|
||||
system.cpu1: completed 60000 read accesses @19469424
|
||||
system.cpu3: completed 70000 read accesses @22377862
|
||||
system.cpu4: completed 70000 read accesses @22461180
|
||||
system.cpu2: completed 70000 read accesses @22521889
|
||||
system.cpu6: completed 70000 read accesses @22522406
|
||||
system.cpu5: completed 70000 read accesses @22529566
|
||||
system.cpu7: completed 70000 read accesses @22543033
|
||||
system.cpu0: completed 70000 read accesses @22547582
|
||||
system.cpu1: completed 70000 read accesses @22584856
|
||||
system.cpu3: completed 80000 read accesses @25551111
|
||||
system.cpu4: completed 80000 read accesses @25606550
|
||||
system.cpu6: completed 80000 read accesses @25616752
|
||||
system.cpu2: completed 80000 read accesses @25647434
|
||||
system.cpu5: completed 80000 read accesses @25665443
|
||||
system.cpu0: completed 80000 read accesses @25669616
|
||||
system.cpu1: completed 80000 read accesses @25693304
|
||||
system.cpu7: completed 80000 read accesses @25704210
|
||||
system.cpu3: completed 90000 read accesses @28724260
|
||||
system.cpu6: completed 90000 read accesses @28724466
|
||||
system.cpu5: completed 90000 read accesses @28743404
|
||||
system.cpu4: completed 90000 read accesses @28745769
|
||||
system.cpu2: completed 90000 read accesses @28803478
|
||||
system.cpu0: completed 90000 read accesses @28806136
|
||||
system.cpu1: completed 90000 read accesses @28823872
|
||||
system.cpu7: completed 90000 read accesses @28858910
|
||||
system.cpu3: completed 100000 read accesses @31871402
|
||||
system.cpu3: completed 60000 read accesses @19270542
|
||||
system.cpu0: completed 60000 read accesses @19311899
|
||||
system.cpu6: completed 60000 read accesses @19330724
|
||||
system.cpu4: completed 60000 read accesses @19371866
|
||||
system.cpu5: completed 60000 read accesses @19382898
|
||||
system.cpu7: completed 60000 read accesses @19384231
|
||||
system.cpu2: completed 60000 read accesses @19408394
|
||||
system.cpu1: completed 60000 read accesses @19459020
|
||||
system.cpu3: completed 70000 read accesses @22372299
|
||||
system.cpu6: completed 70000 read accesses @22442853
|
||||
system.cpu4: completed 70000 read accesses @22471794
|
||||
system.cpu0: completed 70000 read accesses @22486932
|
||||
system.cpu7: completed 70000 read accesses @22490492
|
||||
system.cpu5: completed 70000 read accesses @22527204
|
||||
system.cpu2: completed 70000 read accesses @22582036
|
||||
system.cpu1: completed 70000 read accesses @22588150
|
||||
system.cpu3: completed 80000 read accesses @25508231
|
||||
system.cpu6: completed 80000 read accesses @25562794
|
||||
system.cpu5: completed 80000 read accesses @25572200
|
||||
system.cpu0: completed 80000 read accesses @25620392
|
||||
system.cpu7: completed 80000 read accesses @25639710
|
||||
system.cpu4: completed 80000 read accesses @25649778
|
||||
system.cpu1: completed 80000 read accesses @25686718
|
||||
system.cpu2: completed 80000 read accesses @25733199
|
||||
system.cpu3: completed 90000 read accesses @28604804
|
||||
system.cpu6: completed 90000 read accesses @28707428
|
||||
system.cpu5: completed 90000 read accesses @28713115
|
||||
system.cpu0: completed 90000 read accesses @28743912
|
||||
system.cpu4: completed 90000 read accesses @28780814
|
||||
system.cpu7: completed 90000 read accesses @28781814
|
||||
system.cpu1: completed 90000 read accesses @28787396
|
||||
system.cpu2: completed 90000 read accesses @28868162
|
||||
system.cpu3: completed 100000 read accesses @31749698
|
||||
hack: be nice to actually delete the event here
|
||||
|
|
|
|||
|
|
@ -5,11 +5,11 @@ The Regents of The University of Michigan
|
|||
All Rights Reserved
|
||||
|
||||
|
||||
M5 compiled Aug 5 2009 13:36:56
|
||||
M5 revision 26abdfe2d980+ 6439+ default tip
|
||||
M5 started Aug 5 2009 13:37:49
|
||||
M5 executing on clover-02.cs.wisc.edu
|
||||
M5 compiled Aug 11 2009 13:41:17
|
||||
M5 revision be123e27612f+ 6494+ default tip
|
||||
M5 started Aug 11 2009 13:45:58
|
||||
M5 executing on svvint01
|
||||
command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/quick/50.memtest/alpha/linux/memtest-ruby -re tests/run.py build/ALPHA_SE/tests/fast/quick/50.memtest/alpha/linux/memtest-ruby
|
||||
Global frequency set at 1000000000000 ticks per second
|
||||
info: Entering event queue @ 0. Starting simulation...
|
||||
Exiting @ tick 31871402 because maximum number of loads reached
|
||||
Exiting @ tick 31749698 because maximum number of loads reached
|
||||
|
|
|
|||
|
|
@ -1,34 +1,34 @@
|
|||
|
||||
---------- Begin Simulation Statistics ----------
|
||||
host_mem_usage 1538648 # Number of bytes of host memory used
|
||||
host_seconds 1657.04 # Real time elapsed on the host
|
||||
host_tick_rate 19234 # Simulator tick rate (ticks/s)
|
||||
host_mem_usage 1507496 # Number of bytes of host memory used
|
||||
host_seconds 3280.71 # Real time elapsed on the host
|
||||
host_tick_rate 9678 # Simulator tick rate (ticks/s)
|
||||
sim_freq 1000000000000 # Frequency of simulated ticks
|
||||
sim_seconds 0.000032 # Number of seconds simulated
|
||||
sim_ticks 31871402 # Number of ticks simulated
|
||||
sim_ticks 31749698 # Number of ticks simulated
|
||||
system.cpu0.num_copies 0 # number of copy accesses completed
|
||||
system.cpu0.num_reads 99819 # number of read accesses completed
|
||||
system.cpu0.num_writes 53816 # number of write accesses completed
|
||||
system.cpu0.num_reads 99565 # number of read accesses completed
|
||||
system.cpu0.num_writes 53743 # number of write accesses completed
|
||||
system.cpu1.num_copies 0 # number of copy accesses completed
|
||||
system.cpu1.num_reads 99606 # number of read accesses completed
|
||||
system.cpu1.num_writes 53868 # number of write accesses completed
|
||||
system.cpu1.num_reads 99657 # number of read accesses completed
|
||||
system.cpu1.num_writes 53715 # number of write accesses completed
|
||||
system.cpu2.num_copies 0 # number of copy accesses completed
|
||||
system.cpu2.num_reads 99741 # number of read accesses completed
|
||||
system.cpu2.num_writes 53973 # number of write accesses completed
|
||||
system.cpu2.num_reads 99204 # number of read accesses completed
|
||||
system.cpu2.num_writes 53874 # number of write accesses completed
|
||||
system.cpu3.num_copies 0 # number of copy accesses completed
|
||||
system.cpu3.num_reads 100000 # number of read accesses completed
|
||||
system.cpu3.num_writes 53819 # number of write accesses completed
|
||||
system.cpu3.num_writes 53515 # number of write accesses completed
|
||||
system.cpu4.num_copies 0 # number of copy accesses completed
|
||||
system.cpu4.num_reads 99858 # number of read accesses completed
|
||||
system.cpu4.num_writes 53805 # number of write accesses completed
|
||||
system.cpu4.num_reads 99473 # number of read accesses completed
|
||||
system.cpu4.num_writes 53442 # number of write accesses completed
|
||||
system.cpu5.num_copies 0 # number of copy accesses completed
|
||||
system.cpu5.num_reads 99895 # number of read accesses completed
|
||||
system.cpu5.num_writes 53573 # number of write accesses completed
|
||||
system.cpu5.num_reads 99627 # number of read accesses completed
|
||||
system.cpu5.num_writes 53511 # number of write accesses completed
|
||||
system.cpu6.num_copies 0 # number of copy accesses completed
|
||||
system.cpu6.num_reads 99989 # number of read accesses completed
|
||||
system.cpu6.num_writes 53856 # number of write accesses completed
|
||||
system.cpu6.num_reads 99662 # number of read accesses completed
|
||||
system.cpu6.num_writes 53565 # number of write accesses completed
|
||||
system.cpu7.num_copies 0 # number of copy accesses completed
|
||||
system.cpu7.num_reads 99668 # number of read accesses completed
|
||||
system.cpu7.num_writes 53858 # number of write accesses completed
|
||||
system.cpu7.num_reads 99533 # number of read accesses completed
|
||||
system.cpu7.num_writes 53739 # number of write accesses completed
|
||||
|
||||
---------- End Simulation Statistics ----------
|
||||
|
|
|
|||
Loading…
Reference in a new issue