X86: Update stats for the slightly changed TLB behavior.
This commit is contained in:
Gabe Black
parent
64bf90dca3
commit
312b6fe43b
4 changed files with 814 additions and 808 deletions
|
|
@ -20,7 +20,6 @@ load_addr_mask=18446744073709551615
|
|||
mem_mode=timing
|
||||
memories=system.physmem
|
||||
num_work_ids=16
|
||||
physmem=system.physmem
|
||||
readfile=tests/halt.sh
|
||||
smbios_table=system.smbios_table
|
||||
symbolfile=
|
||||
|
|
@ -31,7 +30,7 @@ work_cpus_ckpt_count=0
|
|||
work_end_ckpt_count=0
|
||||
work_end_exit_count=0
|
||||
work_item_id=-1
|
||||
system_port=system.membus.port[3]
|
||||
system_port=system.membus.slave[1]
|
||||
|
||||
[system.acpi_description_table_pointer]
|
||||
type=X86ACPIRSDP
|
||||
|
|
@ -58,8 +57,8 @@ ranges=11529215046068469760:11529215046068473855
|
|||
req_size=16
|
||||
resp_size=16
|
||||
write_ack=false
|
||||
master=system.membus.port[2]
|
||||
slave=system.iobus.port[1]
|
||||
master=system.membus.slave[0]
|
||||
slave=system.iobus.master[0]
|
||||
|
||||
[system.bridge]
|
||||
type=Bridge
|
||||
|
|
@ -69,8 +68,8 @@ ranges=4273995776:4273999871 9223372036854775808:11529215046068469759 1383505805
|
|||
req_size=16
|
||||
resp_size=16
|
||||
write_ack=false
|
||||
master=system.iobus.port[0]
|
||||
slave=system.membus.port[1]
|
||||
master=system.iobus.slave[0]
|
||||
slave=system.membus.master[1]
|
||||
|
||||
[system.cpu]
|
||||
type=DerivO3CPU
|
||||
|
|
@ -171,7 +170,7 @@ icache_port=system.cpu.icache.cpu_side
|
|||
|
||||
[system.cpu.dcache]
|
||||
type=BaseCache
|
||||
addr_range=0:18446744073709551615
|
||||
addr_ranges=0:18446744073709551615
|
||||
assoc=4
|
||||
block_size=64
|
||||
forward_snoops=true
|
||||
|
|
@ -192,7 +191,7 @@ trace_addr=0
|
|||
two_queue=false
|
||||
write_buffers=8
|
||||
cpu_side=system.cpu.dcache_port
|
||||
mem_side=system.toL2Bus.port[2]
|
||||
mem_side=system.toL2Bus.slave[1]
|
||||
|
||||
[system.cpu.dtb]
|
||||
type=X86TLB
|
||||
|
|
@ -207,7 +206,7 @@ port=system.cpu.dtb_walker_cache.cpu_side
|
|||
|
||||
[system.cpu.dtb_walker_cache]
|
||||
type=BaseCache
|
||||
addr_range=0:18446744073709551615
|
||||
addr_ranges=0:18446744073709551615
|
||||
assoc=2
|
||||
block_size=64
|
||||
forward_snoops=true
|
||||
|
|
@ -228,7 +227,7 @@ trace_addr=0
|
|||
two_queue=false
|
||||
write_buffers=8
|
||||
cpu_side=system.cpu.dtb.walker.port
|
||||
mem_side=system.toL2Bus.port[4]
|
||||
mem_side=system.toL2Bus.slave[3]
|
||||
|
||||
[system.cpu.fuPool]
|
||||
type=FUPool
|
||||
|
|
@ -495,7 +494,7 @@ opLat=3
|
|||
|
||||
[system.cpu.icache]
|
||||
type=BaseCache
|
||||
addr_range=0:18446744073709551615
|
||||
addr_ranges=0:18446744073709551615
|
||||
assoc=1
|
||||
block_size=64
|
||||
forward_snoops=true
|
||||
|
|
@ -516,7 +515,7 @@ trace_addr=0
|
|||
two_queue=false
|
||||
write_buffers=8
|
||||
cpu_side=system.cpu.icache_port
|
||||
mem_side=system.toL2Bus.port[1]
|
||||
mem_side=system.toL2Bus.slave[0]
|
||||
|
||||
[system.cpu.interrupts]
|
||||
type=X86LocalApic
|
||||
|
|
@ -524,8 +523,9 @@ int_latency=1000
|
|||
pio_addr=2305843009213693952
|
||||
pio_latency=1000
|
||||
system=system
|
||||
int_port=system.membus.port[7]
|
||||
pio=system.membus.port[6]
|
||||
int_master=system.membus.slave[4]
|
||||
int_slave=system.membus.master[3]
|
||||
pio=system.membus.master[2]
|
||||
|
||||
[system.cpu.itb]
|
||||
type=X86TLB
|
||||
|
|
@ -540,7 +540,7 @@ port=system.cpu.itb_walker_cache.cpu_side
|
|||
|
||||
[system.cpu.itb_walker_cache]
|
||||
type=BaseCache
|
||||
addr_range=0:18446744073709551615
|
||||
addr_ranges=0:18446744073709551615
|
||||
assoc=2
|
||||
block_size=64
|
||||
forward_snoops=true
|
||||
|
|
@ -561,7 +561,7 @@ trace_addr=0
|
|||
two_queue=false
|
||||
write_buffers=8
|
||||
cpu_side=system.cpu.itb.walker.port
|
||||
mem_side=system.toL2Bus.port[3]
|
||||
mem_side=system.toL2Bus.slave[2]
|
||||
|
||||
[system.cpu.tracer]
|
||||
type=ExeTracer
|
||||
|
|
@ -938,11 +938,12 @@ header_cycles=1
|
|||
use_default_range=true
|
||||
width=64
|
||||
default=system.pc.pciconfig.pio
|
||||
port=system.bridge.master system.apicbridge.slave system.pc.south_bridge.cmos.pio system.pc.south_bridge.dma1.pio system.pc.south_bridge.ide.pio system.pc.south_bridge.ide.config system.pc.south_bridge.ide.dma system.pc.south_bridge.keyboard.pio system.pc.south_bridge.pic1.pio system.pc.south_bridge.pic2.pio system.pc.south_bridge.pit.pio system.pc.south_bridge.speaker.pio system.pc.south_bridge.io_apic.pio system.pc.south_bridge.io_apic.int_port system.pc.i_dont_exist.pio system.pc.behind_pci.pio system.pc.com_1.pio system.pc.fake_com_2.pio system.pc.fake_com_3.pio system.pc.fake_com_4.pio system.pc.fake_floppy.pio system.iocache.cpu_side
|
||||
master=system.apicbridge.slave system.pc.south_bridge.cmos.pio system.pc.south_bridge.dma1.pio system.pc.south_bridge.ide.pio system.pc.south_bridge.ide.config system.pc.south_bridge.keyboard.pio system.pc.south_bridge.pic1.pio system.pc.south_bridge.pic2.pio system.pc.south_bridge.pit.pio system.pc.south_bridge.speaker.pio system.pc.south_bridge.io_apic.pio system.pc.i_dont_exist.pio system.pc.behind_pci.pio system.pc.com_1.pio system.pc.fake_com_2.pio system.pc.fake_com_3.pio system.pc.fake_com_4.pio system.pc.fake_floppy.pio system.iocache.cpu_side
|
||||
slave=system.bridge.master system.pc.south_bridge.ide.dma system.pc.south_bridge.io_apic.int_master
|
||||
|
||||
[system.iocache]
|
||||
type=BaseCache
|
||||
addr_range=0:134217727
|
||||
addr_ranges=0:134217727
|
||||
assoc=8
|
||||
block_size=64
|
||||
forward_snoops=false
|
||||
|
|
@ -962,12 +963,12 @@ tgts_per_mshr=12
|
|||
trace_addr=0
|
||||
two_queue=false
|
||||
write_buffers=8
|
||||
cpu_side=system.iobus.port[21]
|
||||
mem_side=system.membus.port[4]
|
||||
cpu_side=system.iobus.master[18]
|
||||
mem_side=system.membus.slave[2]
|
||||
|
||||
[system.l2c]
|
||||
type=BaseCache
|
||||
addr_range=0:18446744073709551615
|
||||
addr_ranges=0:18446744073709551615
|
||||
assoc=8
|
||||
block_size=64
|
||||
forward_snoops=true
|
||||
|
|
@ -987,8 +988,8 @@ tgts_per_mshr=16
|
|||
trace_addr=0
|
||||
two_queue=false
|
||||
write_buffers=8
|
||||
cpu_side=system.toL2Bus.port[0]
|
||||
mem_side=system.membus.port[5]
|
||||
cpu_side=system.toL2Bus.master[0]
|
||||
mem_side=system.membus.slave[3]
|
||||
|
||||
[system.membus]
|
||||
type=Bus
|
||||
|
|
@ -1000,7 +1001,8 @@ header_cycles=1
|
|||
use_default_range=false
|
||||
width=64
|
||||
default=system.membus.badaddr_responder.pio
|
||||
port=system.physmem.port[0] system.bridge.slave system.apicbridge.master system.system_port system.iocache.mem_side system.l2c.mem_side system.cpu.interrupts.pio system.cpu.interrupts.int_port
|
||||
master=system.physmem.port[0] system.bridge.slave system.cpu.interrupts.pio system.cpu.interrupts.int_slave
|
||||
slave=system.apicbridge.master system.system_port system.iocache.mem_side system.l2c.mem_side system.cpu.interrupts.int_master
|
||||
|
||||
[system.membus.badaddr_responder]
|
||||
type=IsaFake
|
||||
|
|
@ -1038,7 +1040,7 @@ ret_data8=255
|
|||
system=system
|
||||
update_data=false
|
||||
warn_access=
|
||||
pio=system.iobus.port[15]
|
||||
pio=system.iobus.master[12]
|
||||
|
||||
[system.pc.com_1]
|
||||
type=Uart8250
|
||||
|
|
@ -1048,7 +1050,7 @@ pio_latency=1000
|
|||
platform=system.pc
|
||||
system=system
|
||||
terminal=system.pc.com_1.terminal
|
||||
pio=system.iobus.port[16]
|
||||
pio=system.iobus.master[13]
|
||||
|
||||
[system.pc.com_1.terminal]
|
||||
type=Terminal
|
||||
|
|
@ -1078,7 +1080,7 @@ ret_data8=255
|
|||
system=system
|
||||
update_data=false
|
||||
warn_access=
|
||||
pio=system.iobus.port[17]
|
||||
pio=system.iobus.master[14]
|
||||
|
||||
[system.pc.fake_com_3]
|
||||
type=IsaFake
|
||||
|
|
@ -1094,7 +1096,7 @@ ret_data8=255
|
|||
system=system
|
||||
update_data=false
|
||||
warn_access=
|
||||
pio=system.iobus.port[18]
|
||||
pio=system.iobus.master[15]
|
||||
|
||||
[system.pc.fake_com_4]
|
||||
type=IsaFake
|
||||
|
|
@ -1110,7 +1112,7 @@ ret_data8=255
|
|||
system=system
|
||||
update_data=false
|
||||
warn_access=
|
||||
pio=system.iobus.port[19]
|
||||
pio=system.iobus.master[16]
|
||||
|
||||
[system.pc.fake_floppy]
|
||||
type=IsaFake
|
||||
|
|
@ -1126,7 +1128,7 @@ ret_data8=255
|
|||
system=system
|
||||
update_data=false
|
||||
warn_access=
|
||||
pio=system.iobus.port[20]
|
||||
pio=system.iobus.master[17]
|
||||
|
||||
[system.pc.i_dont_exist]
|
||||
type=IsaFake
|
||||
|
|
@ -1142,7 +1144,7 @@ ret_data8=255
|
|||
system=system
|
||||
update_data=false
|
||||
warn_access=
|
||||
pio=system.iobus.port[14]
|
||||
pio=system.iobus.master[11]
|
||||
|
||||
[system.pc.pciconfig]
|
||||
type=PciConfigAll
|
||||
|
|
@ -1175,7 +1177,7 @@ pio_addr=9223372036854775920
|
|||
pio_latency=1000
|
||||
system=system
|
||||
time=Sun Jan 1 00:00:00 2012
|
||||
pio=system.iobus.port[2]
|
||||
pio=system.iobus.master[1]
|
||||
|
||||
[system.pc.south_bridge.cmos.int_pin]
|
||||
type=X86IntSourcePin
|
||||
|
|
@ -1185,7 +1187,7 @@ type=I8237
|
|||
pio_addr=9223372036854775808
|
||||
pio_latency=1000
|
||||
system=system
|
||||
pio=system.iobus.port[3]
|
||||
pio=system.iobus.master[2]
|
||||
|
||||
[system.pc.south_bridge.ide]
|
||||
type=IdeController
|
||||
|
|
@ -1240,9 +1242,9 @@ pci_func=0
|
|||
pio_latency=1000
|
||||
platform=system.pc
|
||||
system=system
|
||||
config=system.iobus.port[5]
|
||||
dma=system.iobus.port[6]
|
||||
pio=system.iobus.port[4]
|
||||
config=system.iobus.master[4]
|
||||
dma=system.iobus.slave[1]
|
||||
pio=system.iobus.master[3]
|
||||
|
||||
[system.pc.south_bridge.ide.disks0]
|
||||
type=IdeDisk
|
||||
|
|
@ -1369,8 +1371,8 @@ int_latency=1000
|
|||
pio_addr=4273995776
|
||||
pio_latency=1000
|
||||
system=system
|
||||
int_port=system.iobus.port[13]
|
||||
pio=system.iobus.port[12]
|
||||
int_master=system.iobus.slave[2]
|
||||
pio=system.iobus.master[10]
|
||||
|
||||
[system.pc.south_bridge.keyboard]
|
||||
type=I8042
|
||||
|
|
@ -1382,7 +1384,7 @@ mouse_int_pin=system.pc.south_bridge.keyboard.mouse_int_pin
|
|||
pio_addr=0
|
||||
pio_latency=1000
|
||||
system=system
|
||||
pio=system.iobus.port[7]
|
||||
pio=system.iobus.master[5]
|
||||
|
||||
[system.pc.south_bridge.keyboard.keyboard_int_pin]
|
||||
type=X86IntSourcePin
|
||||
|
|
@ -1399,7 +1401,7 @@ pio_addr=9223372036854775840
|
|||
pio_latency=1000
|
||||
slave=system.pc.south_bridge.pic2
|
||||
system=system
|
||||
pio=system.iobus.port[8]
|
||||
pio=system.iobus.master[6]
|
||||
|
||||
[system.pc.south_bridge.pic1.output]
|
||||
type=X86IntSourcePin
|
||||
|
|
@ -1413,7 +1415,7 @@ pio_addr=9223372036854775968
|
|||
pio_latency=1000
|
||||
slave=Null
|
||||
system=system
|
||||
pio=system.iobus.port[9]
|
||||
pio=system.iobus.master[7]
|
||||
|
||||
[system.pc.south_bridge.pic2.output]
|
||||
type=X86IntSourcePin
|
||||
|
|
@ -1425,7 +1427,7 @@ int_pin=system.pc.south_bridge.pit.int_pin
|
|||
pio_addr=9223372036854775872
|
||||
pio_latency=1000
|
||||
system=system
|
||||
pio=system.iobus.port[10]
|
||||
pio=system.iobus.master[8]
|
||||
|
||||
[system.pc.south_bridge.pit.int_pin]
|
||||
type=X86IntSourcePin
|
||||
|
|
@ -1436,17 +1438,19 @@ i8254=system.pc.south_bridge.pit
|
|||
pio_addr=9223372036854775905
|
||||
pio_latency=1000
|
||||
system=system
|
||||
pio=system.iobus.port[11]
|
||||
pio=system.iobus.master[9]
|
||||
|
||||
[system.physmem]
|
||||
type=PhysicalMemory
|
||||
type=SimpleMemory
|
||||
conf_table_reported=false
|
||||
file=
|
||||
in_addr_map=true
|
||||
latency=30000
|
||||
latency_var=0
|
||||
null=false
|
||||
range=0:134217727
|
||||
zero=false
|
||||
port=system.membus.port[0]
|
||||
port=system.membus.master[0]
|
||||
|
||||
[system.smbios_table]
|
||||
type=X86SMBiosSMBiosTable
|
||||
|
|
@ -1477,5 +1481,6 @@ clock=1000
|
|||
header_cycles=1
|
||||
use_default_range=false
|
||||
width=64
|
||||
port=system.l2c.cpu_side system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb_walker_cache.mem_side system.cpu.dtb_walker_cache.mem_side
|
||||
master=system.l2c.cpu_side
|
||||
slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb_walker_cache.mem_side system.cpu.dtb_walker_cache.mem_side
|
||||
|
||||
|
|
|
|||
|
|
@ -1,12 +1,13 @@
|
|||
gem5 Simulator System. http://gem5.org
|
||||
gem5 is copyrighted software; use the --copyright option for details.
|
||||
|
||||
gem5 compiled Feb 12 2012 17:18:12
|
||||
gem5 started Feb 12 2012 19:53:18
|
||||
gem5 executing on zizzer
|
||||
command line: build/X86/gem5.fast -d build/X86/tests/fast/long/fs/10.linux-boot/x86/linux/pc-o3-timing -re tests/run.py build/X86/tests/fast/long/fs/10.linux-boot/x86/linux/pc-o3-timing
|
||||
gem5 compiled Apr 22 2012 22:41:43
|
||||
gem5 started Apr 22 2012 23:27:12
|
||||
gem5 executing on burrito
|
||||
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/fs/10.linux-boot/x86/linux/pc-o3-timing -re tests/run.py build/X86/tests/opt/long/fs/10.linux-boot/x86/linux/pc-o3-timing
|
||||
warning: add_child('terminal'): child 'terminal' already has parent
|
||||
Global frequency set at 1000000000000 ticks per second
|
||||
info: kernel located at: /dist/m5/system/binaries/x86_64-vmlinux-2.6.22.9
|
||||
0: rtc: Real-time clock set to Sun Jan 1 00:00:00 2012
|
||||
info: Entering event queue @ 0. Starting simulation...
|
||||
Exiting @ tick 5155288336500 because m5_exit instruction encountered
|
||||
Exiting @ tick 5169499540500 because m5_exit instruction encountered
|
||||
|
|
|
|||
File diff suppressed because it is too large
Load diff
|
|
@ -39,7 +39,7 @@ ACPI: Core revision 20070126
|
|||
ACPI Exception (tbxface-0618): AE_NO_ACPI_TABLES, While loading namespace from ACPI tables [20070126]
|
||||
ACPI: Unable to load the System Description Tables
|
||||
Using local APIC timer interrupts.
|
||||
result 7812498
|
||||
result 7812499
|
||||
Detected 7.812 MHz APIC timer.
|
||||
NET: Registered protocol family 16
|
||||
PCI: Using configuration type 1
|
||||
|
|
|
|||
Loading…
Reference in a new issue