sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Packages Projects Releases Wiki Activity

X86: Implement a locking version of OR.

Browse source
This commit is contained in:
Gabe Black 2009-04-19 04:56:06 -07:00
parent a7f79c9049
commit 2f607b882c
1 changed files with 32 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

32
src/arch/x86/isa/insts/general_purpose/logical.py
View file

@ -76,6 +76,23 @@ def macroop OR_P_I
st t1, seg, riprel, disp
};
def macroop OR_LOCKED_M_I
{
limm t2, imm
ldstl t1, seg, sib, disp
or t1, t1, t2, flags=(OF,SF,ZF,PF,CF)
stul t1, seg, sib, disp
};
def macroop OR_LOCKED_P_I
{
limm t2, imm
rdip t7
ldstl t1, seg, riprel, disp
or t1, t1, t2, flags=(OF,SF,ZF,PF,CF)
stul t1, seg, riprel, disp
};
def macroop OR_M_R
{
ldst t1, seg, sib, disp
@ -91,6 +108,21 @@ def macroop OR_P_R
st t1, seg, riprel, disp
};
def macroop OR_LOCKED_M_R
{
ldstl t1, seg, sib, disp
or t1, t1, reg, flags=(OF,SF,ZF,PF,CF)
stul t1, seg, sib, disp
};
def macroop OR_LOCKED_P_R
{
rdip t7
ldstl t1, seg, riprel, disp
or t1, t1, reg, flags=(OF,SF,ZF,PF,CF)
stul t1, seg, riprel, disp
};
def macroop OR_R_M
{
ld t1, seg, sib, disp