SE/FS: Pull FULL_SYSTEM out of the build_opts files

--HG--
rename : build_opts/ALPHA_FS => build_opts/ALPHA
rename : build_opts/ALPHA_SE_MESI_CMP_directory => build_opts/ALPHA_MESI_CMP_directory
rename : build_opts/ALPHA_SE_MOESI_CMP_directory => build_opts/ALPHA_MOESI_CMP_directory
rename : build_opts/ALPHA_SE_MOESI_CMP_token => build_opts/ALPHA_MOESI_CMP_token
rename : build_opts/ALPHA_SE_MOESI_hammer => build_opts/ALPHA_MOESI_hammer
rename : build_opts/ALPHA_SE_Network_test => build_opts/ALPHA_Network_test
rename : build_opts/ARM_FS => build_opts/ARM
rename : build_opts/MIPS_SE => build_opts/MIPS
rename : build_opts/POWER_SE => build_opts/POWER
rename : build_opts/SPARC_FS => build_opts/SPARC
rename : build_opts/X86_FS => build_opts/X86
This commit is contained in:
Gabe Black 2012-01-28 07:24:53 -08:00
parent d7f71bf424
commit 278353e01d
15 changed files with 1 additions and 27 deletions

View File

@ -1,4 +1,4 @@
TARGET_ISA = 'alpha'
FULL_SYSTEM = 1
SS_COMPATIBLE_FP = 1
CPU_MODELS = 'AtomicSimpleCPU,TimingSimpleCPU,O3CPU,InOrderCPU'
PROTOCOL = 'MI_example'

View File

@ -1,4 +1,3 @@
FULL_SYSTEM = 0
SS_COMPATIBLE_FP = 1
CPU_MODELS = 'AtomicSimpleCPU,TimingSimpleCPU,O3CPU,InOrderCPU'
PROTOCOL = 'MESI_CMP_directory'

View File

@ -1,4 +1,3 @@
FULL_SYSTEM = 0
SS_COMPATIBLE_FP = 1
CPU_MODELS = 'AtomicSimpleCPU,TimingSimpleCPU,O3CPU,InOrderCPU'
PROTOCOL = 'MOESI_CMP_directory'

View File

@ -1,4 +1,3 @@
FULL_SYSTEM = 0
SS_COMPATIBLE_FP = 1
CPU_MODELS = 'AtomicSimpleCPU,TimingSimpleCPU,O3CPU,InOrderCPU'
PROTOCOL = 'MOESI_CMP_token'

View File

@ -1,4 +1,3 @@
FULL_SYSTEM = 0
SS_COMPATIBLE_FP = 1
CPU_MODELS = 'AtomicSimpleCPU,TimingSimpleCPU,O3CPU,InOrderCPU'
PROTOCOL = 'MOESI_hammer'

View File

@ -1,4 +1,3 @@
FULL_SYSTEM = 0
SS_COMPATIBLE_FP = 1
CPU_MODELS = 'AtomicSimpleCPU,TimingSimpleCPU,O3CPU,InOrderCPU'
PROTOCOL = 'Network_test'

View File

@ -1,4 +0,0 @@
FULL_SYSTEM = 0
SS_COMPATIBLE_FP = 1
CPU_MODELS = 'AtomicSimpleCPU,TimingSimpleCPU,O3CPU,InOrderCPU'
PROTOCOL = 'MI_example'

View File

@ -1,4 +1,3 @@
TARGET_ISA = 'arm'
CPU_MODELS = 'AtomicSimpleCPU,TimingSimpleCPU,O3CPU'
FULL_SYSTEM = 1
PROTOCOL = 'MI_example'

View File

@ -1,4 +0,0 @@
TARGET_ISA = 'arm'
FULL_SYSTEM = 0
CPU_MODELS = 'AtomicSimpleCPU,TimingSimpleCPU,O3CPU'
PROTOCOL = 'MI_example'

View File

@ -1,4 +1,3 @@
TARGET_ISA = 'mips'
FULL_SYSTEM = 0
CPU_MODELS = 'AtomicSimpleCPU,TimingSimpleCPU,O3CPU,InOrderCPU'
PROTOCOL = 'MI_example'

View File

@ -1,4 +1,3 @@
TARGET_ISA = 'power'
FULL_SYSTEM = 0
CPU_MODELS = 'AtomicSimpleCPU,TimingSimpleCPU,O3CPU'
PROTOCOL = 'MI_example'

View File

@ -1,4 +1,3 @@
TARGET_ISA = 'sparc'
CPU_MODELS = 'AtomicSimpleCPU,TimingSimpleCPU,O3CPU,InOrderCPU'
FULL_SYSTEM = 0
PROTOCOL = 'MI_example'

View File

@ -1,4 +0,0 @@
TARGET_ISA = 'sparc'
CPU_MODELS = 'AtomicSimpleCPU,TimingSimpleCPU'
FULL_SYSTEM = 1
PROTOCOL = 'MI_example'

View File

@ -1,4 +1,3 @@
TARGET_ISA = 'x86'
CPU_MODELS = 'AtomicSimpleCPU,O3CPU,TimingSimpleCPU'
FULL_SYSTEM = 1
PROTOCOL = 'MI_example'

View File

@ -1,4 +0,0 @@
TARGET_ISA = 'x86'
CPU_MODELS = 'AtomicSimpleCPU,TimingSimpleCPU,O3CPU'
FULL_SYSTEM = 0
PROTOCOL = 'MI_example'