sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

cpu: Ensure timing CPU sinks response before sending new request

Browse source 
This patch changes how the timing CPU deals with processing responses,
always scheduling an event, even if it is for the current tick. This
helps to avoid situations where a new request shows up before a
response is finished in the crossbar, and also is more in line with
any realistic behaviour.
This commit is contained in:
Andreas Hansson 2015-02-03 14:25:27 -05:00
parent 3e33786db8
commit 20111ba917
1 changed files with 18 additions and 23 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

33
src/cpu/simple/timing.cc
View file

@ -718,14 +718,12 @@ TimingSimpleCPU::IcachePort::ITickEvent::process()
bool
TimingSimpleCPU::IcachePort::recvTimingResp(PacketPtr pkt)
{
DPRINTF(SimpleCPU, "Received timing response %#x\n", pkt->getAddr());
DPRINTF(SimpleCPU, "Received fetch response %#x\n", pkt->getAddr());
// we should only ever see one response per cycle since we only
// issue a new request once this response is sunk
assert(!tickEvent.scheduled());
// delay processing of returned data until next CPU clock edge
Tick next_tick = cpu->clockEdge();
if (next_tick == curTick())
cpu->completeIfetch(pkt);
else
tickEvent.schedule(pkt, next_tick);
tickEvent.schedule(pkt, cpu->clockEdge());
return true;
}
@ -836,27 +834,24 @@ TimingSimpleCPU::DcachePort::recvFunctionalSnoop(PacketPtr pkt)
bool
TimingSimpleCPU::DcachePort::recvTimingResp(PacketPtr pkt)
{
// delay processing of returned data until next CPU clock edge
Tick next_tick = cpu->clockEdge();
DPRINTF(SimpleCPU, "Received load/store response %#x\n", pkt->getAddr());
if (next_tick == curTick()) {
cpu->completeDataAccess(pkt);
} else {
// The timing CPU is not really ticked, instead it relies on the
// memory system (fetch and load/store) to set the pace.
if (!tickEvent.scheduled()) {
tickEvent.schedule(pkt, next_tick);
// Delay processing of returned data until next CPU clock edge
tickEvent.schedule(pkt, cpu->clockEdge());
return true;
} else {
// In the case of a split transaction and a cache that is
// faster than a CPU we could get two responses before
// next_tick expires
// faster than a CPU we could get two responses in the
// same tick, delay the second one
if (!retryEvent.scheduled())
cpu->schedule(retryEvent, next_tick);
cpu->schedule(retryEvent, cpu->clockEdge(Cycles(1)));
return false;
}
}
return true;
}
void
TimingSimpleCPU::DcachePort::DTickEvent::process()
{