sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

X86: Implement LDMXCSR.

Browse source
This commit is contained in:
Gabe Black 2009-08-17 20:25:14 -07:00
parent b315c3effc
commit 179fd4e536
2 changed files with 12 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/arch/x86/isa/decoder/two_byte_opcodes.isa
View file

@ -828,7 +828,7 @@
0x6: decode MODRM_REG {
0x0: fxsave();
0x1: fxrstor();
0x2: ldmxcsr();
0x2: Inst::LDMXCSR(Md);
0x3: Inst::STMXCSR(Md);
0x4: Inst::UD2();
0x5: decode MODRM_MOD {

12
src/arch/x86/isa/insts/simd128/integer/save_and_restore_state/save_and_restore_control_and_status.py
View file

@ -64,5 +64,15 @@ def macroop STMXCSR_P {
rdip t7
st t1, seg, riprel, disp
};
# LDMXCSR
def macroop LDMXCSR_M {
ld t1, seg, sib, disp
wrval "InstRegIndex(MISCREG_MXCSR)", t1
};
def macroop LDMXCSR_P {
rdip t7
ld t1, seg, riprel, disp
wrval "InstRegIndex(MISCREG_MXCSR)", t1
};
'''