Make sure the value of PC is actually updated now that the instruction target isn't set explicitly.
--HG-- extra : convert_revision : 4c00a219ac1d82abea78e4e8d70f529a435fdfe2
This commit is contained in:
parent
b642ad00eb
commit
15df0a27bb
1 changed files with 3 additions and 1 deletions
|
@ -149,7 +149,7 @@ BPredUnit<Impl>::predict(DynInstPtr &inst, Addr &PC, unsigned tid)
|
|||
using TheISA::MachInst;
|
||||
|
||||
bool pred_taken = false;
|
||||
Addr target;
|
||||
Addr target = PC;
|
||||
|
||||
++lookups;
|
||||
|
||||
|
@ -233,6 +233,8 @@ BPredUnit<Impl>::predict(DynInstPtr &inst, Addr &PC, unsigned tid)
|
|||
}
|
||||
}
|
||||
|
||||
PC = target;
|
||||
|
||||
predHist[tid].push_front(predict_record);
|
||||
|
||||
DPRINTF(Fetch, "[tid:%i]: predHist.size(): %i\n", tid, predHist[tid].size());
|
||||
|
|
Loading…
Reference in a new issue