sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

Make sure the value of PC is actually updated now that the instruction target isn't set explicitly.

Browse source 
--HG--
extra : convert_revision : 4c00a219ac1d82abea78e4e8d70f529a435fdfe2
This commit is contained in:
Gabe Black 2006-12-28 14:29:17 -05:00
parent b642ad00eb
commit 15df0a27bb
1 changed files with 3 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
src/cpu/o3/bpred_unit_impl.hh
View file

@ -149,7 +149,7 @@ BPredUnit<Impl>::predict(DynInstPtr &inst, Addr &PC, unsigned tid)
using TheISA::MachInst; using TheISA::MachInst;
bool pred_taken = false; bool pred_taken = false;
Addr target; Addr target = PC;
++lookups; ++lookups;
@ -233,6 +233,8 @@ BPredUnit<Impl>::predict(DynInstPtr &inst, Addr &PC, unsigned tid)
} }
} }
PC = target;
predHist[tid].push_front(predict_record); predHist[tid].push_front(predict_record);
DPRINTF(Fetch, "[tid:%i]: predHist.size(): %i\n", tid, predHist[tid].size()); DPRINTF(Fetch, "[tid:%i]: predHist.size(): %i\n", tid, predHist[tid].size());