sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

Regression: Set the clock for twosys-tsunami CPUs

Browse source 
This patch merely adds a clock other than the default 1 Tick for the
CPUs of both the test system and drive system for the twosys-tsunami
regression.

The CPU frequency of the driver system is choosed to be twice that of
the test system to ensure it is not the bottleneck (although in this
case it mostly serves as a demonstration of a two-system setup),
This commit is contained in:
Andreas Hansson 2012-09-24 18:03:41 -04:00
parent 4095af5fd6
commit 103a4a049c
1 changed files with 2 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
tests/configs/twosys-tsunami-simple-atomic.py
View file

@ -38,6 +38,7 @@ test_sys.cpu = AtomicSimpleCPU(cpu_id=0)
# create the interrupt controller # create the interrupt controller
test_sys.cpu.createInterruptController() test_sys.cpu.createInterruptController()
test_sys.cpu.connectAllPorts(test_sys.membus) test_sys.cpu.connectAllPorts(test_sys.membus)
test_sys.cpu.clock = '2GHz'
# In contrast to the other (one-system) Tsunami configurations we do # In contrast to the other (one-system) Tsunami configurations we do
# not have an IO cache but instead rely on an IO bridge for accesses # not have an IO cache but instead rely on an IO bridge for accesses
# from masters on the IO bus to the memory bus # from masters on the IO bus to the memory bus
@ -51,6 +52,7 @@ drive_sys.cpu = AtomicSimpleCPU(cpu_id=0)
# create the interrupt controller # create the interrupt controller
drive_sys.cpu.createInterruptController() drive_sys.cpu.createInterruptController()
drive_sys.cpu.connectAllPorts(drive_sys.membus) drive_sys.cpu.connectAllPorts(drive_sys.membus)
drive_sys.cpu.clock = '4GHz'
drive_sys.iobridge = Bridge(delay='50ns', ranges = [AddrRange(0, '8GB')]) drive_sys.iobridge = Bridge(delay='50ns', ranges = [AddrRange(0, '8GB')])
drive_sys.iobridge.slave = drive_sys.iobus.master drive_sys.iobridge.slave = drive_sys.iobus.master
drive_sys.iobridge.master = drive_sys.membus.slave drive_sys.iobridge.master = drive_sys.membus.slave