sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

Make setRegWithEffect do something in SE mode.

Browse source 
--HG--
extra : convert_revision : 88fdaa403fe6d083f8c8fc064cb0d0d6a8b8daf8
This commit is contained in:
Steve Reinhardt 2006-11-12 22:03:42 -08:00
parent d2d4431752
commit 0f633c5fee
1 changed files with 5 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
src/arch/alpha/miscregfile.cc
View file

@ -132,7 +132,6 @@ namespace AlphaISA
MiscRegFile::setRegWithEffect(int misc_reg, const MiscReg &val,
ThreadContext *tc)
{
#if FULL_SYSTEM
switch(misc_reg) {
case MISCREG_FPCR:
fpcr = val;
@ -150,12 +149,13 @@ namespace AlphaISA
intr_flag = val;
return;
default:
return setIpr(misc_reg, val, tc);
}
#if FULL_SYSTEM
setIpr(misc_reg, val, tc);
#else
//panic("No registers with side effects in SE mode!");
return;
panic("No registers with side effects in SE mode!");
#endif
return;
}
}
}