configs: network test: remove redundant physical memory
This commit is contained in:
parent
c47001de8c
commit
0b163ea707
1 changed files with 2 additions and 3 deletions
|
@ -103,8 +103,7 @@ cpus = [ NetworkTest(fixed_pkts=options.fixed_pkts,
|
||||||
for i in xrange(options.num_cpus) ]
|
for i in xrange(options.num_cpus) ]
|
||||||
|
|
||||||
# create the desired simulated system
|
# create the desired simulated system
|
||||||
system = System(cpu = cpus, physmem = SimpleMemory(),
|
system = System(cpu = cpus, mem_ranges = [AddrRange(options.mem_size)])
|
||||||
mem_ranges = [AddrRange(options.mem_size)])
|
|
||||||
|
|
||||||
|
|
||||||
# Create a top-level voltage domain and clock domain
|
# Create a top-level voltage domain and clock domain
|
||||||
|
@ -131,7 +130,7 @@ for ruby_port in system.ruby._cpu_ports:
|
||||||
# run simulation
|
# run simulation
|
||||||
# -----------------------
|
# -----------------------
|
||||||
|
|
||||||
root = Root( full_system = False, system = system )
|
root = Root(full_system = False, system = system)
|
||||||
root.system.mem_mode = 'timing'
|
root.system.mem_mode = 'timing'
|
||||||
|
|
||||||
# Not much point in this being higher than the L1 latency
|
# Not much point in this being higher than the L1 latency
|
||||||
|
|
Loading…
Reference in a new issue