Update stats for functional path fix
--HG-- extra : convert_revision : 0f38abab28e7e44f1dc748c25938185651dd1b7d
This commit is contained in:
Ron Dreslinski
parent
4cfddc0d77
commit
0a3e4d56e5
|
|
@ -8,10 +8,10 @@ global.BPredUnit.condIncorrect 420 # Nu
|
|||
global.BPredUnit.condPredicted 1302 # Number of conditional branches predicted
|
||||
global.BPredUnit.lookups 2254 # Number of BP lookups
|
||||
global.BPredUnit.usedRAS 291 # Number of times the RAS was used to get a target.
|
||||
host_inst_rate 1748 # Simulator instruction rate (inst/s)
|
||||
host_mem_usage 160364 # Number of bytes of host memory used
|
||||
host_seconds 3.22 # Real time elapsed on the host
|
||||
host_tick_rate 2135 # Simulator tick rate (ticks/s)
|
||||
host_inst_rate 46995 # Simulator instruction rate (inst/s)
|
||||
host_mem_usage 160420 # Number of bytes of host memory used
|
||||
host_seconds 0.12 # Real time elapsed on the host
|
||||
host_tick_rate 57256 # Simulator tick rate (ticks/s)
|
||||
memdepunit.memDep.conflictingLoads 12 # Number of conflicting loads.
|
||||
memdepunit.memDep.conflictingStores 259 # Number of conflicting stores.
|
||||
memdepunit.memDep.insertedLoads 2049 # Number of loads inserted to the mem dependence unit.
|
||||
|
|
@ -334,41 +334,39 @@ system.cpu.l2cache.ReadReq_misses 492 # nu
|
|||
system.cpu.l2cache.ReadReq_mshr_miss_latency 492 # number of ReadReq MSHR miss cycles
|
||||
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.995951 # mshr miss rate for ReadReq accesses
|
||||
system.cpu.l2cache.ReadReq_mshr_misses 492 # number of ReadReq MSHR misses
|
||||
system.cpu.l2cache.WriteReq_accesses 2 # number of WriteReq accesses(hits+misses)
|
||||
system.cpu.l2cache.WriteReq_hits 2 # number of WriteReq hits
|
||||
system.cpu.l2cache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
|
||||
system.cpu.l2cache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
|
||||
system.cpu.l2cache.avg_refs 0.008130 # Average number of references to valid blocks.
|
||||
system.cpu.l2cache.avg_refs 0.004065 # Average number of references to valid blocks.
|
||||
system.cpu.l2cache.blocked_no_mshrs 0 # number of cycles access was blocked
|
||||
system.cpu.l2cache.blocked_no_targets 0 # number of cycles access was blocked
|
||||
system.cpu.l2cache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
|
||||
system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked
|
||||
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
|
||||
system.cpu.l2cache.demand_accesses 496 # number of demand (read+write) accesses
|
||||
system.cpu.l2cache.demand_accesses 494 # number of demand (read+write) accesses
|
||||
system.cpu.l2cache.demand_avg_miss_latency 2.071138 # average overall miss latency
|
||||
system.cpu.l2cache.demand_avg_mshr_miss_latency 1 # average overall mshr miss latency
|
||||
system.cpu.l2cache.demand_hits 4 # number of demand (read+write) hits
|
||||
system.cpu.l2cache.demand_hits 2 # number of demand (read+write) hits
|
||||
system.cpu.l2cache.demand_miss_latency 1019 # number of demand (read+write) miss cycles
|
||||
system.cpu.l2cache.demand_miss_rate 0.991935 # miss rate for demand accesses
|
||||
system.cpu.l2cache.demand_miss_rate 0.995951 # miss rate for demand accesses
|
||||
system.cpu.l2cache.demand_misses 492 # number of demand (read+write) misses
|
||||
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
||||
system.cpu.l2cache.demand_mshr_miss_latency 492 # number of demand (read+write) MSHR miss cycles
|
||||
system.cpu.l2cache.demand_mshr_miss_rate 0.991935 # mshr miss rate for demand accesses
|
||||
system.cpu.l2cache.demand_mshr_miss_rate 0.995951 # mshr miss rate for demand accesses
|
||||
system.cpu.l2cache.demand_mshr_misses 492 # number of demand (read+write) MSHR misses
|
||||
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
|
||||
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
|
||||
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
|
||||
system.cpu.l2cache.overall_accesses 496 # number of overall (read+write) accesses
|
||||
system.cpu.l2cache.overall_accesses 494 # number of overall (read+write) accesses
|
||||
system.cpu.l2cache.overall_avg_miss_latency 2.071138 # average overall miss latency
|
||||
system.cpu.l2cache.overall_avg_mshr_miss_latency 1 # average overall mshr miss latency
|
||||
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
|
||||
system.cpu.l2cache.overall_hits 4 # number of overall hits
|
||||
system.cpu.l2cache.overall_hits 2 # number of overall hits
|
||||
system.cpu.l2cache.overall_miss_latency 1019 # number of overall miss cycles
|
||||
system.cpu.l2cache.overall_miss_rate 0.991935 # miss rate for overall accesses
|
||||
system.cpu.l2cache.overall_miss_rate 0.995951 # miss rate for overall accesses
|
||||
system.cpu.l2cache.overall_misses 492 # number of overall misses
|
||||
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
|
||||
system.cpu.l2cache.overall_mshr_miss_latency 492 # number of overall MSHR miss cycles
|
||||
system.cpu.l2cache.overall_mshr_miss_rate 0.991935 # mshr miss rate for overall accesses
|
||||
system.cpu.l2cache.overall_mshr_miss_rate 0.995951 # mshr miss rate for overall accesses
|
||||
system.cpu.l2cache.overall_mshr_misses 492 # number of overall MSHR misses
|
||||
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
||||
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
||||
|
|
@ -385,7 +383,7 @@ system.cpu.l2cache.replacements 0 # nu
|
|||
system.cpu.l2cache.sampled_refs 492 # Sample count of references to valid blocks.
|
||||
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
||||
system.cpu.l2cache.tagsinuse 290.948901 # Cycle average of tags in use
|
||||
system.cpu.l2cache.total_refs 4 # Total number of references to valid blocks.
|
||||
system.cpu.l2cache.total_refs 2 # Total number of references to valid blocks.
|
||||
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
||||
system.cpu.l2cache.writebacks 0 # number of writebacks
|
||||
system.cpu.numCycles 6869 # number of cpu cycles simulated
|
||||
|
|
|
|||
|
|
@ -1,3 +1,12 @@
|
|||
warn: Entering event queue @ 0. Starting simulation...
|
||||
warn: cycle 0: fault (page_table_fault) detected @ PC 0x000000
|
||||
warn: Increasing stack 0x11ff92000:0x11ff9b000 to 0x11ff90000:0x11ff9b000 because of access to 0x11ff91ff0
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
|
|
|
|||
|
|
@ -6,8 +6,8 @@ The Regents of The University of Michigan
|
|||
All Rights Reserved
|
||||
|
||||
|
||||
M5 compiled Oct 8 2006 14:00:39
|
||||
M5 started Sun Oct 8 14:00:45 2006
|
||||
M5 compiled Oct 8 2006 20:54:51
|
||||
M5 started Sun Oct 8 20:55:10 2006
|
||||
M5 executing on zizzer.eecs.umich.edu
|
||||
command line: build/ALPHA_SE/m5.opt -d build/ALPHA_SE/tests/opt/quick/00.hello/alpha/linux/o3-timing tests/run.py quick/00.hello/alpha/linux/o3-timing
|
||||
Exiting @ tick 6868 because target called exit()
|
||||
|
|
|
|||
|
|
@ -1,9 +1,9 @@
|
|||
|
||||
---------- Begin Simulation Statistics ----------
|
||||
host_inst_rate 98835 # Simulator instruction rate (inst/s)
|
||||
host_mem_usage 159632 # Number of bytes of host memory used
|
||||
host_seconds 0.06 # Real time elapsed on the host
|
||||
host_tick_rate 144603 # Simulator tick rate (ticks/s)
|
||||
host_inst_rate 292635 # Simulator instruction rate (inst/s)
|
||||
host_mem_usage 159688 # Number of bytes of host memory used
|
||||
host_seconds 0.02 # Real time elapsed on the host
|
||||
host_tick_rate 422303 # Simulator tick rate (ticks/s)
|
||||
sim_freq 1000000000000 # Frequency of simulated ticks
|
||||
sim_insts 5642 # Number of instructions simulated
|
||||
sim_seconds 0.000000 # Number of seconds simulated
|
||||
|
|
@ -153,41 +153,39 @@ system.cpu.l2cache.ReadReq_misses 441 # nu
|
|||
system.cpu.l2cache.ReadReq_mshr_miss_latency 441 # number of ReadReq MSHR miss cycles
|
||||
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.997738 # mshr miss rate for ReadReq accesses
|
||||
system.cpu.l2cache.ReadReq_mshr_misses 441 # number of ReadReq MSHR misses
|
||||
system.cpu.l2cache.WriteReq_accesses 2 # number of WriteReq accesses(hits+misses)
|
||||
system.cpu.l2cache.WriteReq_hits 2 # number of WriteReq hits
|
||||
system.cpu.l2cache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
|
||||
system.cpu.l2cache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
|
||||
system.cpu.l2cache.avg_refs 0.006803 # Average number of references to valid blocks.
|
||||
system.cpu.l2cache.avg_refs 0.002268 # Average number of references to valid blocks.
|
||||
system.cpu.l2cache.blocked_no_mshrs 0 # number of cycles access was blocked
|
||||
system.cpu.l2cache.blocked_no_targets 0 # number of cycles access was blocked
|
||||
system.cpu.l2cache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
|
||||
system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked
|
||||
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
|
||||
system.cpu.l2cache.demand_accesses 444 # number of demand (read+write) accesses
|
||||
system.cpu.l2cache.demand_accesses 442 # number of demand (read+write) accesses
|
||||
system.cpu.l2cache.demand_avg_miss_latency 2 # average overall miss latency
|
||||
system.cpu.l2cache.demand_avg_mshr_miss_latency 1 # average overall mshr miss latency
|
||||
system.cpu.l2cache.demand_hits 3 # number of demand (read+write) hits
|
||||
system.cpu.l2cache.demand_hits 1 # number of demand (read+write) hits
|
||||
system.cpu.l2cache.demand_miss_latency 882 # number of demand (read+write) miss cycles
|
||||
system.cpu.l2cache.demand_miss_rate 0.993243 # miss rate for demand accesses
|
||||
system.cpu.l2cache.demand_miss_rate 0.997738 # miss rate for demand accesses
|
||||
system.cpu.l2cache.demand_misses 441 # number of demand (read+write) misses
|
||||
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
||||
system.cpu.l2cache.demand_mshr_miss_latency 441 # number of demand (read+write) MSHR miss cycles
|
||||
system.cpu.l2cache.demand_mshr_miss_rate 0.993243 # mshr miss rate for demand accesses
|
||||
system.cpu.l2cache.demand_mshr_miss_rate 0.997738 # mshr miss rate for demand accesses
|
||||
system.cpu.l2cache.demand_mshr_misses 441 # number of demand (read+write) MSHR misses
|
||||
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
|
||||
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
|
||||
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
|
||||
system.cpu.l2cache.overall_accesses 444 # number of overall (read+write) accesses
|
||||
system.cpu.l2cache.overall_accesses 442 # number of overall (read+write) accesses
|
||||
system.cpu.l2cache.overall_avg_miss_latency 2 # average overall miss latency
|
||||
system.cpu.l2cache.overall_avg_mshr_miss_latency 1 # average overall mshr miss latency
|
||||
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
|
||||
system.cpu.l2cache.overall_hits 3 # number of overall hits
|
||||
system.cpu.l2cache.overall_hits 1 # number of overall hits
|
||||
system.cpu.l2cache.overall_miss_latency 882 # number of overall miss cycles
|
||||
system.cpu.l2cache.overall_miss_rate 0.993243 # miss rate for overall accesses
|
||||
system.cpu.l2cache.overall_miss_rate 0.997738 # miss rate for overall accesses
|
||||
system.cpu.l2cache.overall_misses 441 # number of overall misses
|
||||
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
|
||||
system.cpu.l2cache.overall_mshr_miss_latency 441 # number of overall MSHR miss cycles
|
||||
system.cpu.l2cache.overall_mshr_miss_rate 0.993243 # mshr miss rate for overall accesses
|
||||
system.cpu.l2cache.overall_mshr_miss_rate 0.997738 # mshr miss rate for overall accesses
|
||||
system.cpu.l2cache.overall_mshr_misses 441 # number of overall MSHR misses
|
||||
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
||||
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
||||
|
|
@ -204,7 +202,7 @@ system.cpu.l2cache.replacements 0 # nu
|
|||
system.cpu.l2cache.sampled_refs 441 # Sample count of references to valid blocks.
|
||||
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
||||
system.cpu.l2cache.tagsinuse 240.276061 # Cycle average of tags in use
|
||||
system.cpu.l2cache.total_refs 3 # Total number of references to valid blocks.
|
||||
system.cpu.l2cache.total_refs 1 # Total number of references to valid blocks.
|
||||
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
||||
system.cpu.l2cache.writebacks 0 # number of writebacks
|
||||
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
|
||||
|
|
|
|||
|
|
@ -8,10 +8,10 @@ global.BPredUnit.condIncorrect 1081 # Nu
|
|||
global.BPredUnit.condPredicted 2449 # Number of conditional branches predicted
|
||||
global.BPredUnit.lookups 4173 # Number of BP lookups
|
||||
global.BPredUnit.usedRAS 551 # Number of times the RAS was used to get a target.
|
||||
host_inst_rate 40630 # Simulator instruction rate (inst/s)
|
||||
host_mem_usage 161244 # Number of bytes of host memory used
|
||||
host_seconds 0.28 # Real time elapsed on the host
|
||||
host_tick_rate 30458 # Simulator tick rate (ticks/s)
|
||||
host_inst_rate 48339 # Simulator instruction rate (inst/s)
|
||||
host_mem_usage 161300 # Number of bytes of host memory used
|
||||
host_seconds 0.23 # Real time elapsed on the host
|
||||
host_tick_rate 36232 # Simulator tick rate (ticks/s)
|
||||
memdepunit.memDep.conflictingLoads 41 # Number of conflicting loads.
|
||||
memdepunit.memDep.conflictingLoads 39 # Number of conflicting loads.
|
||||
memdepunit.memDep.conflictingStores 194 # Number of conflicting stores.
|
||||
|
|
@ -193,7 +193,7 @@ system.cpu.dcache.overall_mshr_miss_latency_0 741
|
|||
system.cpu.dcache.overall_mshr_miss_latency_1 0 # number of overall MSHR miss cycles
|
||||
system.cpu.dcache.overall_mshr_miss_rate 0.075551 # mshr miss rate for overall accesses
|
||||
system.cpu.dcache.overall_mshr_miss_rate_0 0.075551 # mshr miss rate for overall accesses
|
||||
system.cpu.dcache.overall_mshr_miss_rate_1 <err: div-0> # mshr miss rate for overall accesses
|
||||
system.cpu.dcache.overall_mshr_miss_rate_1 no value # mshr miss rate for overall accesses
|
||||
system.cpu.dcache.overall_mshr_misses 343 # number of overall MSHR misses
|
||||
system.cpu.dcache.overall_mshr_misses_0 343 # number of overall MSHR misses
|
||||
system.cpu.dcache.overall_mshr_misses_1 0 # number of overall MSHR misses
|
||||
|
|
@ -476,20 +476,20 @@ system.cpu.ipc_1 0.666272 # IP
|
|||
system.cpu.ipc_total 1.332425 # IPC: Total IPC of All Threads
|
||||
system.cpu.iq.ISSUE:FU_type_0 8158 # Type of FU issued
|
||||
system.cpu.iq.ISSUE:FU_type_0.start_dist
|
||||
(null) 2 0.02% # Type of FU issued
|
||||
IntAlu 5514 67.59% # Type of FU issued
|
||||
IntMult 1 0.01% # Type of FU issued
|
||||
IntDiv 0 0.00% # Type of FU issued
|
||||
FloatAdd 2 0.02% # Type of FU issued
|
||||
FloatCmp 0 0.00% # Type of FU issued
|
||||
FloatCvt 0 0.00% # Type of FU issued
|
||||
FloatMult 0 0.00% # Type of FU issued
|
||||
FloatDiv 0 0.00% # Type of FU issued
|
||||
FloatSqrt 0 0.00% # Type of FU issued
|
||||
MemRead 1662 20.37% # Type of FU issued
|
||||
MemWrite 977 11.98% # Type of FU issued
|
||||
IprAccess 0 0.00% # Type of FU issued
|
||||
InstPrefetch 0 0.00% # Type of FU issued
|
||||
(null) 2 0.02% # Type of FU issued
|
||||
IntAlu 5514 67.59% # Type of FU issued
|
||||
IntMult 1 0.01% # Type of FU issued
|
||||
IntDiv 0 0.00% # Type of FU issued
|
||||
FloatAdd 2 0.02% # Type of FU issued
|
||||
FloatCmp 0 0.00% # Type of FU issued
|
||||
FloatCvt 0 0.00% # Type of FU issued
|
||||
FloatMult 0 0.00% # Type of FU issued
|
||||
FloatDiv 0 0.00% # Type of FU issued
|
||||
FloatSqrt 0 0.00% # Type of FU issued
|
||||
MemRead 1662 20.37% # Type of FU issued
|
||||
MemWrite 977 11.98% # Type of FU issued
|
||||
IprAccess 0 0.00% # Type of FU issued
|
||||
InstPrefetch 0 0.00% # Type of FU issued
|
||||
system.cpu.iq.ISSUE:FU_type_0.end_dist
|
||||
system.cpu.iq.ISSUE:FU_type_1 8090 # Type of FU issued
|
||||
system.cpu.iq.ISSUE:FU_type_1.start_dist
|
||||
|
|
@ -590,35 +590,31 @@ system.cpu.l2cache.ReadReq_mshr_miss_rate 0.994802 # m
|
|||
system.cpu.l2cache.ReadReq_mshr_miss_rate_0 0.994802 # mshr miss rate for ReadReq accesses
|
||||
system.cpu.l2cache.ReadReq_mshr_misses 957 # number of ReadReq MSHR misses
|
||||
system.cpu.l2cache.ReadReq_mshr_misses_0 957 # number of ReadReq MSHR misses
|
||||
system.cpu.l2cache.WriteReq_accesses 4 # number of WriteReq accesses(hits+misses)
|
||||
system.cpu.l2cache.WriteReq_accesses_0 4 # number of WriteReq accesses(hits+misses)
|
||||
system.cpu.l2cache.WriteReq_hits 4 # number of WriteReq hits
|
||||
system.cpu.l2cache.WriteReq_hits_0 4 # number of WriteReq hits
|
||||
system.cpu.l2cache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
|
||||
system.cpu.l2cache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
|
||||
system.cpu.l2cache.avg_refs 0.009404 # Average number of references to valid blocks.
|
||||
system.cpu.l2cache.avg_blocked_cycles_no_mshrs no value # average number of cycles each access was blocked
|
||||
system.cpu.l2cache.avg_blocked_cycles_no_targets no value # average number of cycles each access was blocked
|
||||
system.cpu.l2cache.avg_refs 0.005225 # Average number of references to valid blocks.
|
||||
system.cpu.l2cache.blocked_no_mshrs 0 # number of cycles access was blocked
|
||||
system.cpu.l2cache.blocked_no_targets 0 # number of cycles access was blocked
|
||||
system.cpu.l2cache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
|
||||
system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked
|
||||
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
|
||||
system.cpu.l2cache.demand_accesses 966 # number of demand (read+write) accesses
|
||||
system.cpu.l2cache.demand_accesses_0 966 # number of demand (read+write) accesses
|
||||
system.cpu.l2cache.demand_accesses 962 # number of demand (read+write) accesses
|
||||
system.cpu.l2cache.demand_accesses_0 962 # number of demand (read+write) accesses
|
||||
system.cpu.l2cache.demand_accesses_1 0 # number of demand (read+write) accesses
|
||||
system.cpu.l2cache.demand_avg_miss_latency 2.059561 # average overall miss latency
|
||||
system.cpu.l2cache.demand_avg_miss_latency_0 2.059561 # average overall miss latency
|
||||
system.cpu.l2cache.demand_avg_miss_latency_1 <err: div-0> # average overall miss latency
|
||||
system.cpu.l2cache.demand_avg_mshr_miss_latency 1 # average overall mshr miss latency
|
||||
system.cpu.l2cache.demand_avg_mshr_miss_latency_0 1 # average overall mshr miss latency
|
||||
system.cpu.l2cache.demand_avg_mshr_miss_latency_1 no value # average overall mshr miss latency
|
||||
system.cpu.l2cache.demand_hits 9 # number of demand (read+write) hits
|
||||
system.cpu.l2cache.demand_hits_0 9 # number of demand (read+write) hits
|
||||
system.cpu.l2cache.demand_avg_mshr_miss_latency_1 <err: div-0> # average overall mshr miss latency
|
||||
system.cpu.l2cache.demand_hits 5 # number of demand (read+write) hits
|
||||
system.cpu.l2cache.demand_hits_0 5 # number of demand (read+write) hits
|
||||
system.cpu.l2cache.demand_hits_1 0 # number of demand (read+write) hits
|
||||
system.cpu.l2cache.demand_miss_latency 1971 # number of demand (read+write) miss cycles
|
||||
system.cpu.l2cache.demand_miss_latency_0 1971 # number of demand (read+write) miss cycles
|
||||
system.cpu.l2cache.demand_miss_latency_1 0 # number of demand (read+write) miss cycles
|
||||
system.cpu.l2cache.demand_miss_rate 0.990683 # miss rate for demand accesses
|
||||
system.cpu.l2cache.demand_miss_rate_0 0.990683 # miss rate for demand accesses
|
||||
system.cpu.l2cache.demand_miss_rate 0.994802 # miss rate for demand accesses
|
||||
system.cpu.l2cache.demand_miss_rate_0 0.994802 # miss rate for demand accesses
|
||||
system.cpu.l2cache.demand_miss_rate_1 <err: div-0> # miss rate for demand accesses
|
||||
system.cpu.l2cache.demand_misses 957 # number of demand (read+write) misses
|
||||
system.cpu.l2cache.demand_misses_0 957 # number of demand (read+write) misses
|
||||
|
|
@ -629,8 +625,8 @@ system.cpu.l2cache.demand_mshr_hits_1 0 # nu
|
|||
system.cpu.l2cache.demand_mshr_miss_latency 957 # number of demand (read+write) MSHR miss cycles
|
||||
system.cpu.l2cache.demand_mshr_miss_latency_0 957 # number of demand (read+write) MSHR miss cycles
|
||||
system.cpu.l2cache.demand_mshr_miss_latency_1 0 # number of demand (read+write) MSHR miss cycles
|
||||
system.cpu.l2cache.demand_mshr_miss_rate 0.990683 # mshr miss rate for demand accesses
|
||||
system.cpu.l2cache.demand_mshr_miss_rate_0 0.990683 # mshr miss rate for demand accesses
|
||||
system.cpu.l2cache.demand_mshr_miss_rate 0.994802 # mshr miss rate for demand accesses
|
||||
system.cpu.l2cache.demand_mshr_miss_rate_0 0.994802 # mshr miss rate for demand accesses
|
||||
system.cpu.l2cache.demand_mshr_miss_rate_1 <err: div-0> # mshr miss rate for demand accesses
|
||||
system.cpu.l2cache.demand_mshr_misses 957 # number of demand (read+write) MSHR misses
|
||||
system.cpu.l2cache.demand_mshr_misses_0 957 # number of demand (read+write) MSHR misses
|
||||
|
|
@ -640,8 +636,8 @@ system.cpu.l2cache.mshr_cap_events 0 # nu
|
|||
system.cpu.l2cache.mshr_cap_events_0 0 # number of times MSHR cap was activated
|
||||
system.cpu.l2cache.mshr_cap_events_1 0 # number of times MSHR cap was activated
|
||||
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
|
||||
system.cpu.l2cache.overall_accesses 966 # number of overall (read+write) accesses
|
||||
system.cpu.l2cache.overall_accesses_0 966 # number of overall (read+write) accesses
|
||||
system.cpu.l2cache.overall_accesses 962 # number of overall (read+write) accesses
|
||||
system.cpu.l2cache.overall_accesses_0 962 # number of overall (read+write) accesses
|
||||
system.cpu.l2cache.overall_accesses_1 0 # number of overall (read+write) accesses
|
||||
system.cpu.l2cache.overall_avg_miss_latency 2.059561 # average overall miss latency
|
||||
system.cpu.l2cache.overall_avg_miss_latency_0 2.059561 # average overall miss latency
|
||||
|
|
@ -652,14 +648,14 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency_1 <err: div-0>
|
|||
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
|
||||
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency_0 <err: div-0> # average overall mshr uncacheable latency
|
||||
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency_1 <err: div-0> # average overall mshr uncacheable latency
|
||||
system.cpu.l2cache.overall_hits 9 # number of overall hits
|
||||
system.cpu.l2cache.overall_hits_0 9 # number of overall hits
|
||||
system.cpu.l2cache.overall_hits 5 # number of overall hits
|
||||
system.cpu.l2cache.overall_hits_0 5 # number of overall hits
|
||||
system.cpu.l2cache.overall_hits_1 0 # number of overall hits
|
||||
system.cpu.l2cache.overall_miss_latency 1971 # number of overall miss cycles
|
||||
system.cpu.l2cache.overall_miss_latency_0 1971 # number of overall miss cycles
|
||||
system.cpu.l2cache.overall_miss_latency_1 0 # number of overall miss cycles
|
||||
system.cpu.l2cache.overall_miss_rate 0.990683 # miss rate for overall accesses
|
||||
system.cpu.l2cache.overall_miss_rate_0 0.990683 # miss rate for overall accesses
|
||||
system.cpu.l2cache.overall_miss_rate 0.994802 # miss rate for overall accesses
|
||||
system.cpu.l2cache.overall_miss_rate_0 0.994802 # miss rate for overall accesses
|
||||
system.cpu.l2cache.overall_miss_rate_1 <err: div-0> # miss rate for overall accesses
|
||||
system.cpu.l2cache.overall_misses 957 # number of overall misses
|
||||
system.cpu.l2cache.overall_misses_0 957 # number of overall misses
|
||||
|
|
@ -670,8 +666,8 @@ system.cpu.l2cache.overall_mshr_hits_1 0 # nu
|
|||
system.cpu.l2cache.overall_mshr_miss_latency 957 # number of overall MSHR miss cycles
|
||||
system.cpu.l2cache.overall_mshr_miss_latency_0 957 # number of overall MSHR miss cycles
|
||||
system.cpu.l2cache.overall_mshr_miss_latency_1 0 # number of overall MSHR miss cycles
|
||||
system.cpu.l2cache.overall_mshr_miss_rate 0.990683 # mshr miss rate for overall accesses
|
||||
system.cpu.l2cache.overall_mshr_miss_rate_0 0.990683 # mshr miss rate for overall accesses
|
||||
system.cpu.l2cache.overall_mshr_miss_rate 0.994802 # mshr miss rate for overall accesses
|
||||
system.cpu.l2cache.overall_mshr_miss_rate_0 0.994802 # mshr miss rate for overall accesses
|
||||
system.cpu.l2cache.overall_mshr_miss_rate_1 <err: div-0> # mshr miss rate for overall accesses
|
||||
system.cpu.l2cache.overall_mshr_misses 957 # number of overall MSHR misses
|
||||
system.cpu.l2cache.overall_mshr_misses_0 957 # number of overall MSHR misses
|
||||
|
|
@ -699,7 +695,7 @@ system.cpu.l2cache.soft_prefetch_mshr_full 0 #
|
|||
system.cpu.l2cache.soft_prefetch_mshr_full_0 0 # number of mshr full events for SW prefetching instrutions
|
||||
system.cpu.l2cache.soft_prefetch_mshr_full_1 0 # number of mshr full events for SW prefetching instrutions
|
||||
system.cpu.l2cache.tagsinuse 558.911632 # Cycle average of tags in use
|
||||
system.cpu.l2cache.total_refs 9 # Total number of references to valid blocks.
|
||||
system.cpu.l2cache.total_refs 5 # Total number of references to valid blocks.
|
||||
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
||||
system.cpu.l2cache.writebacks 0 # number of writebacks
|
||||
system.cpu.l2cache.writebacks_0 0 # number of writebacks
|
||||
|
|
|
|||
|
|
@ -2,3 +2,21 @@ warn: Entering event queue @ 0. Starting simulation...
|
|||
warn: cycle 0: fault (page_table_fault) detected @ PC 0x000000
|
||||
warn: Increasing stack 0x11ff92000:0x11ff9b000 to 0x11ff90000:0x11ff9b000 because of access to 0x11ff91ff0
|
||||
warn: Increasing stack 0x11ff92000:0x11ff9b000 to 0x11ff90000:0x11ff9b000 because of access to 0x11ff91ff0
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
warn: Default fetch doesn't update it's state from a functional call.
|
||||
|
|
|
|||
|
|
@ -7,8 +7,8 @@ The Regents of The University of Michigan
|
|||
All Rights Reserved
|
||||
|
||||
|
||||
M5 compiled Oct 8 2006 14:00:39
|
||||
M5 started Sun Oct 8 14:00:56 2006
|
||||
M5 compiled Oct 8 2006 20:54:51
|
||||
M5 started Sun Oct 8 20:55:24 2006
|
||||
M5 executing on zizzer.eecs.umich.edu
|
||||
command line: build/ALPHA_SE/m5.opt -d build/ALPHA_SE/tests/opt/quick/01.hello-2T-smt/alpha/linux/o3-timing tests/run.py quick/01.hello-2T-smt/alpha/linux/o3-timing
|
||||
Exiting @ tick 8441 because target called exit()
|
||||
|
|
|
|||
|
|
@ -1,9 +1,9 @@
|
|||
|
||||
---------- Begin Simulation Statistics ----------
|
||||
host_inst_rate 598582 # Simulator instruction rate (inst/s)
|
||||
host_mem_usage 159216 # Number of bytes of host memory used
|
||||
host_seconds 0.84 # Real time elapsed on the host
|
||||
host_tick_rate 816632 # Simulator tick rate (ticks/s)
|
||||
host_inst_rate 620088 # Simulator instruction rate (inst/s)
|
||||
host_mem_usage 159272 # Number of bytes of host memory used
|
||||
host_seconds 0.81 # Real time elapsed on the host
|
||||
host_tick_rate 845969 # Simulator tick rate (ticks/s)
|
||||
sim_freq 1000000000000 # Frequency of simulated ticks
|
||||
sim_insts 500000 # Number of instructions simulated
|
||||
sim_seconds 0.000001 # Number of seconds simulated
|
||||
|
|
@ -115,7 +115,7 @@ system.cpu.icache.no_allocate_misses 0 # Nu
|
|||
system.cpu.icache.overall_accesses 500000 # number of overall (read+write) accesses
|
||||
system.cpu.icache.overall_avg_miss_latency 3 # average overall miss latency
|
||||
system.cpu.icache.overall_avg_mshr_miss_latency 2 # average overall mshr miss latency
|
||||
system.cpu.icache.overall_avg_mshr_uncacheable_latency no value # average overall mshr uncacheable latency
|
||||
system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
|
||||
system.cpu.icache.overall_hits 499597 # number of overall hits
|
||||
system.cpu.icache.overall_miss_latency 1209 # number of overall miss cycles
|
||||
system.cpu.icache.overall_miss_rate 0.000806 # miss rate for overall accesses
|
||||
|
|
@ -152,41 +152,39 @@ system.cpu.l2cache.ReadReq_misses 857 # nu
|
|||
system.cpu.l2cache.ReadReq_mshr_miss_latency 857 # number of ReadReq MSHR miss cycles
|
||||
system.cpu.l2cache.ReadReq_mshr_miss_rate 1 # mshr miss rate for ReadReq accesses
|
||||
system.cpu.l2cache.ReadReq_mshr_misses 857 # number of ReadReq MSHR misses
|
||||
system.cpu.l2cache.WriteReq_accesses 165 # number of WriteReq accesses(hits+misses)
|
||||
system.cpu.l2cache.WriteReq_hits 165 # number of WriteReq hits
|
||||
system.cpu.l2cache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
|
||||
system.cpu.l2cache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
|
||||
system.cpu.l2cache.avg_refs 0.192532 # Average number of references to valid blocks.
|
||||
system.cpu.l2cache.avg_refs 0 # Average number of references to valid blocks.
|
||||
system.cpu.l2cache.blocked_no_mshrs 0 # number of cycles access was blocked
|
||||
system.cpu.l2cache.blocked_no_targets 0 # number of cycles access was blocked
|
||||
system.cpu.l2cache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
|
||||
system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked
|
||||
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
|
||||
system.cpu.l2cache.demand_accesses 1022 # number of demand (read+write) accesses
|
||||
system.cpu.l2cache.demand_accesses 857 # number of demand (read+write) accesses
|
||||
system.cpu.l2cache.demand_avg_miss_latency 2 # average overall miss latency
|
||||
system.cpu.l2cache.demand_avg_mshr_miss_latency 1 # average overall mshr miss latency
|
||||
system.cpu.l2cache.demand_hits 165 # number of demand (read+write) hits
|
||||
system.cpu.l2cache.demand_hits 0 # number of demand (read+write) hits
|
||||
system.cpu.l2cache.demand_miss_latency 1714 # number of demand (read+write) miss cycles
|
||||
system.cpu.l2cache.demand_miss_rate 0.838552 # miss rate for demand accesses
|
||||
system.cpu.l2cache.demand_miss_rate 1 # miss rate for demand accesses
|
||||
system.cpu.l2cache.demand_misses 857 # number of demand (read+write) misses
|
||||
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
||||
system.cpu.l2cache.demand_mshr_miss_latency 857 # number of demand (read+write) MSHR miss cycles
|
||||
system.cpu.l2cache.demand_mshr_miss_rate 0.838552 # mshr miss rate for demand accesses
|
||||
system.cpu.l2cache.demand_mshr_miss_rate 1 # mshr miss rate for demand accesses
|
||||
system.cpu.l2cache.demand_mshr_misses 857 # number of demand (read+write) MSHR misses
|
||||
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
|
||||
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
|
||||
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
|
||||
system.cpu.l2cache.overall_accesses 1022 # number of overall (read+write) accesses
|
||||
system.cpu.l2cache.overall_accesses 857 # number of overall (read+write) accesses
|
||||
system.cpu.l2cache.overall_avg_miss_latency 2 # average overall miss latency
|
||||
system.cpu.l2cache.overall_avg_mshr_miss_latency 1 # average overall mshr miss latency
|
||||
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
|
||||
system.cpu.l2cache.overall_hits 165 # number of overall hits
|
||||
system.cpu.l2cache.overall_hits 0 # number of overall hits
|
||||
system.cpu.l2cache.overall_miss_latency 1714 # number of overall miss cycles
|
||||
system.cpu.l2cache.overall_miss_rate 0.838552 # miss rate for overall accesses
|
||||
system.cpu.l2cache.overall_miss_rate 1 # miss rate for overall accesses
|
||||
system.cpu.l2cache.overall_misses 857 # number of overall misses
|
||||
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
|
||||
system.cpu.l2cache.overall_mshr_miss_latency 857 # number of overall MSHR miss cycles
|
||||
system.cpu.l2cache.overall_mshr_miss_rate 0.838552 # mshr miss rate for overall accesses
|
||||
system.cpu.l2cache.overall_mshr_miss_rate 1 # mshr miss rate for overall accesses
|
||||
system.cpu.l2cache.overall_mshr_misses 857 # number of overall MSHR misses
|
||||
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
||||
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
||||
|
|
@ -203,7 +201,7 @@ system.cpu.l2cache.replacements 0 # nu
|
|||
system.cpu.l2cache.sampled_refs 857 # Sample count of references to valid blocks.
|
||||
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
||||
system.cpu.l2cache.tagsinuse 560.393094 # Cycle average of tags in use
|
||||
system.cpu.l2cache.total_refs 165 # Total number of references to valid blocks.
|
||||
system.cpu.l2cache.total_refs 0 # Total number of references to valid blocks.
|
||||
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
||||
system.cpu.l2cache.writebacks 0 # number of writebacks
|
||||
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
|
||||
|
|
|
|||
|
|
@ -7,8 +7,8 @@ The Regents of The University of Michigan
|
|||
All Rights Reserved
|
||||
|
||||
|
||||
M5 compiled Oct 8 2006 14:00:39
|
||||
M5 started Sun Oct 8 14:00:59 2006
|
||||
M5 compiled Oct 8 2006 20:54:51
|
||||
M5 started Sun Oct 8 20:55:29 2006
|
||||
M5 executing on zizzer.eecs.umich.edu
|
||||
command line: build/ALPHA_SE/m5.opt -d build/ALPHA_SE/tests/opt/quick/20.eio-short/alpha/eio/simple-timing tests/run.py quick/20.eio-short/alpha/eio/simple-timing
|
||||
Exiting @ tick 682488 because a thread reached the max instruction count
|
||||
|
|
|
|||
Loading…
Reference in a new issue