stats: update patches for branch predictor and fetch updates.
This commit is contained in:
Ali Saidi
parent
f205d83359
commit
09b2430e95
40 changed files with 8943 additions and 8901 deletions
|
|
@ -10,21 +10,21 @@ time_sync_spin_threshold=100000000
|
|||
type=LinuxArmSystem
|
||||
children=bridge cf0 cpu intrctrl iobus iocache membus physmem realview terminal vncserver
|
||||
atags_addr=256
|
||||
boot_loader=/projects/pd/randd/dist/binaries/boot.arm
|
||||
boot_loader=/dist/m5/system/binaries/boot.arm
|
||||
boot_osflags=earlyprintk console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1
|
||||
clock=1000
|
||||
dtb_filename=
|
||||
dtb_filename=False
|
||||
early_kernel_symbols=false
|
||||
enable_context_switch_stats_dump=false
|
||||
flags_addr=268435504
|
||||
gic_cpu_addr=520093952
|
||||
init_param=0
|
||||
kernel=/projects/pd/randd/dist/binaries/vmlinux.arm.smp.fb.2.6.38.8
|
||||
kernel=/dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8
|
||||
load_addr_mask=268435455
|
||||
machine_type=RealView_PBX
|
||||
mem_mode=timing
|
||||
mem_ranges=0:134217727
|
||||
memories=system.realview.nvmem system.physmem
|
||||
memories=system.physmem system.realview.nvmem
|
||||
multi_proc=true
|
||||
num_work_ids=16
|
||||
readfile=tests/halt.sh
|
||||
|
|
@ -65,7 +65,7 @@ table_size=65536
|
|||
|
||||
[system.cf0.image.child]
|
||||
type=RawDiskImage
|
||||
image_file=/projects/pd/randd/dist/disks/linux-arm-ael.img
|
||||
image_file=/dist/m5/system/disks/linux-arm-ael.img
|
||||
read_only=true
|
||||
|
||||
[system.cpu]
|
||||
|
|
@ -707,6 +707,7 @@ type=SimpleDRAM
|
|||
activation_limit=4
|
||||
addr_mapping=openmap
|
||||
banks_per_rank=8
|
||||
channels=1
|
||||
clock=1000
|
||||
conf_table_reported=true
|
||||
in_addr_map=true
|
||||
|
|
|
|||
|
|
@ -1,6 +1,7 @@
|
|||
warn: Sockets disabled, not accepting vnc client connections
|
||||
warn: Sockets disabled, not accepting terminal connections
|
||||
warn: Sockets disabled, not accepting gdb connections
|
||||
warn: DTB file specified, but no device tree support in kernel
|
||||
warn: The clidr register always reports 0 caches.
|
||||
warn: clidr LoUIS field of 0b001 to match current ARM implementations.
|
||||
warn: The csselr register isn't implemented.
|
||||
|
|
@ -21,14 +22,13 @@ warn: 2291164927000: Instruction results do not match! (Values may not actually
|
|||
warn: instruction 'mcr icialluis' unimplemented
|
||||
warn: instruction 'mcr bpiallis' unimplemented
|
||||
warn: 2483733168000: Instruction results do not match! (Values may not actually be integers) Inst: 0x9debc, checker: 0
|
||||
warn: 2497502762000: Instruction results do not match! (Values may not actually be integers) Inst: 0x9d2b4, checker: 0
|
||||
warn: 2498707540000: Instruction results do not match! (Values may not actually be integers) Inst: 0x9d2a4, checker: 0
|
||||
warn: 2497502713500: Instruction results do not match! (Values may not actually be integers) Inst: 0x9d2b4, checker: 0
|
||||
warn: 2498707539500: Instruction results do not match! (Values may not actually be integers) Inst: 0x9d2a4, checker: 0
|
||||
warn: 2519748168000: Instruction results do not match! (Values may not actually be integers) Inst: 0x9d2b4, checker: 0
|
||||
warn: 2520262198000: Instruction results do not match! (Values may not actually be integers) Inst: 0x9d2b4, checker: 0
|
||||
warn: 2525920507000: Instruction results do not match! (Values may not actually be integers) Inst: 0xee6b2, checker: 0x200da
|
||||
warn: 2525942893500: Instruction results do not match! (Values may not actually be integers) Inst: 0x9d974, checker: 0
|
||||
warn: 2526450197000: Instruction results do not match! (Values may not actually be integers) Inst: 0x9d954, checker: 0
|
||||
warn: 2527009496000: Instruction results do not match! (Values may not actually be integers) Inst: 0x9d9fc, checker: 0
|
||||
warn: 2527010611500: Instruction results do not match! (Values may not actually be integers) Inst: 0x9da34, checker: 0
|
||||
warn: 2527557612000: Instruction results do not match! (Values may not actually be integers) Inst: 0x9d2fc, checker: 0
|
||||
warn: 2520262039500: Instruction results do not match! (Values may not actually be integers) Inst: 0x9d2b4, checker: 0
|
||||
warn: 2525942762500: Instruction results do not match! (Values may not actually be integers) Inst: 0x9d974, checker: 0
|
||||
warn: 2526449392000: Instruction results do not match! (Values may not actually be integers) Inst: 0x9d954, checker: 0
|
||||
warn: 2527008451000: Instruction results do not match! (Values may not actually be integers) Inst: 0x9d9fc, checker: 0
|
||||
warn: 2527009567500: Instruction results do not match! (Values may not actually be integers) Inst: 0x9da34, checker: 0
|
||||
warn: 2527556775500: Instruction results do not match! (Values may not actually be integers) Inst: 0x9d2fc, checker: 0
|
||||
hack: be nice to actually delete the event here
|
||||
|
|
|
|||
|
|
@ -1,12 +1,12 @@
|
|||
gem5 Simulator System. http://gem5.org
|
||||
gem5 is copyrighted software; use the --copyright option for details.
|
||||
|
||||
gem5 compiled Feb 13 2013 11:38:19
|
||||
gem5 started Feb 13 2013 20:59:50
|
||||
gem5 executing on u200540-lin
|
||||
gem5 compiled Feb 25 2013 18:24:48
|
||||
gem5 started Feb 25 2013 22:59:32
|
||||
gem5 executing on zizzer
|
||||
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-o3-checker -re tests/run.py build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-o3-checker
|
||||
Global frequency set at 1000000000000 ticks per second
|
||||
info: kernel located at: /projects/pd/randd/dist/binaries/vmlinux.arm.smp.fb.2.6.38.8
|
||||
info: kernel located at: /dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8
|
||||
info: Using bootloader at address 0x80000000
|
||||
info: Entering event queue @ 0. Starting simulation...
|
||||
Exiting @ tick 2533147650000 because m5_exit instruction encountered
|
||||
Exiting @ tick 2533144795000 because m5_exit instruction encountered
|
||||
|
|
|
|||
File diff suppressed because it is too large
Load diff
|
|
@ -10,21 +10,21 @@ time_sync_spin_threshold=100000000
|
|||
type=LinuxArmSystem
|
||||
children=bridge cf0 cpu0 cpu1 intrctrl iobus iocache l2c membus physmem realview terminal toL2Bus vncserver
|
||||
atags_addr=256
|
||||
boot_loader=/projects/pd/randd/dist/binaries/boot.arm
|
||||
boot_loader=/dist/m5/system/binaries/boot.arm
|
||||
boot_osflags=earlyprintk console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1
|
||||
clock=1000
|
||||
dtb_filename=
|
||||
dtb_filename=False
|
||||
early_kernel_symbols=false
|
||||
enable_context_switch_stats_dump=false
|
||||
flags_addr=268435504
|
||||
gic_cpu_addr=520093952
|
||||
init_param=0
|
||||
kernel=/projects/pd/randd/dist/binaries/vmlinux.arm.smp.fb.2.6.38.8
|
||||
kernel=/dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8
|
||||
load_addr_mask=268435455
|
||||
machine_type=RealView_PBX
|
||||
mem_mode=timing
|
||||
mem_ranges=0:134217727
|
||||
memories=system.realview.nvmem system.physmem
|
||||
memories=system.physmem system.realview.nvmem
|
||||
multi_proc=true
|
||||
num_work_ids=16
|
||||
readfile=tests/halt.sh
|
||||
|
|
@ -65,7 +65,7 @@ table_size=65536
|
|||
|
||||
[system.cf0.image.child]
|
||||
type=RawDiskImage
|
||||
image_file=/projects/pd/randd/dist/disks/linux-arm-ael.img
|
||||
image_file=/dist/m5/system/disks/linux-arm-ael.img
|
||||
read_only=true
|
||||
|
||||
[system.cpu0]
|
||||
|
|
@ -1077,6 +1077,7 @@ type=SimpleDRAM
|
|||
activation_limit=4
|
||||
addr_mapping=openmap
|
||||
banks_per_rank=8
|
||||
channels=1
|
||||
clock=1000
|
||||
conf_table_reported=true
|
||||
in_addr_map=true
|
||||
|
|
|
|||
|
|
@ -1,6 +1,7 @@
|
|||
warn: Sockets disabled, not accepting vnc client connections
|
||||
warn: Sockets disabled, not accepting terminal connections
|
||||
warn: Sockets disabled, not accepting gdb connections
|
||||
warn: DTB file specified, but no device tree support in kernel
|
||||
warn: The clidr register always reports 0 caches.
|
||||
warn: clidr LoUIS field of 0b001 to match current ARM implementations.
|
||||
warn: The csselr register isn't implemented.
|
||||
|
|
|
|||
|
|
@ -1,12 +1,12 @@
|
|||
gem5 Simulator System. http://gem5.org
|
||||
gem5 is copyrighted software; use the --copyright option for details.
|
||||
|
||||
gem5 compiled Feb 13 2013 11:38:19
|
||||
gem5 started Feb 13 2013 21:11:40
|
||||
gem5 executing on u200540-lin
|
||||
gem5 compiled Feb 25 2013 18:24:48
|
||||
gem5 started Feb 25 2013 23:05:46
|
||||
gem5 executing on zizzer
|
||||
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-o3-dual -re tests/run.py build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-o3-dual
|
||||
Global frequency set at 1000000000000 ticks per second
|
||||
info: kernel located at: /projects/pd/randd/dist/binaries/vmlinux.arm.smp.fb.2.6.38.8
|
||||
info: kernel located at: /dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8
|
||||
info: Using bootloader at address 0x80000000
|
||||
info: Entering event queue @ 0. Starting simulation...
|
||||
Exiting @ tick 1102937390000 because m5_exit instruction encountered
|
||||
Exiting @ tick 1102934903000 because m5_exit instruction encountered
|
||||
|
|
|
|||
File diff suppressed because it is too large
Load diff
|
|
@ -10,21 +10,21 @@ time_sync_spin_threshold=100000000
|
|||
type=LinuxArmSystem
|
||||
children=bridge cf0 cpu intrctrl iobus iocache membus physmem realview terminal vncserver
|
||||
atags_addr=256
|
||||
boot_loader=/projects/pd/randd/dist/binaries/boot.arm
|
||||
boot_loader=/dist/m5/system/binaries/boot.arm
|
||||
boot_osflags=earlyprintk console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1
|
||||
clock=1000
|
||||
dtb_filename=
|
||||
dtb_filename=False
|
||||
early_kernel_symbols=false
|
||||
enable_context_switch_stats_dump=false
|
||||
flags_addr=268435504
|
||||
gic_cpu_addr=520093952
|
||||
init_param=0
|
||||
kernel=/projects/pd/randd/dist/binaries/vmlinux.arm.smp.fb.2.6.38.8
|
||||
kernel=/dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8
|
||||
load_addr_mask=268435455
|
||||
machine_type=RealView_PBX
|
||||
mem_mode=timing
|
||||
mem_ranges=0:134217727
|
||||
memories=system.realview.nvmem system.physmem
|
||||
memories=system.physmem system.realview.nvmem
|
||||
multi_proc=true
|
||||
num_work_ids=16
|
||||
readfile=tests/halt.sh
|
||||
|
|
@ -65,7 +65,7 @@ table_size=65536
|
|||
|
||||
[system.cf0.image.child]
|
||||
type=RawDiskImage
|
||||
image_file=/projects/pd/randd/dist/disks/linux-arm-ael.img
|
||||
image_file=/dist/m5/system/disks/linux-arm-ael.img
|
||||
read_only=true
|
||||
|
||||
[system.cpu]
|
||||
|
|
@ -630,6 +630,7 @@ type=SimpleDRAM
|
|||
activation_limit=4
|
||||
addr_mapping=openmap
|
||||
banks_per_rank=8
|
||||
channels=1
|
||||
clock=1000
|
||||
conf_table_reported=true
|
||||
in_addr_map=true
|
||||
|
|
|
|||
|
|
@ -1,6 +1,7 @@
|
|||
warn: Sockets disabled, not accepting vnc client connections
|
||||
warn: Sockets disabled, not accepting terminal connections
|
||||
warn: Sockets disabled, not accepting gdb connections
|
||||
warn: DTB file specified, but no device tree support in kernel
|
||||
warn: The clidr register always reports 0 caches.
|
||||
warn: clidr LoUIS field of 0b001 to match current ARM implementations.
|
||||
warn: The csselr register isn't implemented.
|
||||
|
|
|
|||
|
|
@ -1,12 +1,12 @@
|
|||
gem5 Simulator System. http://gem5.org
|
||||
gem5 is copyrighted software; use the --copyright option for details.
|
||||
|
||||
gem5 compiled Feb 13 2013 11:38:19
|
||||
gem5 started Feb 13 2013 20:56:17
|
||||
gem5 executing on u200540-lin
|
||||
gem5 compiled Feb 25 2013 18:24:48
|
||||
gem5 started Feb 25 2013 22:58:34
|
||||
gem5 executing on zizzer
|
||||
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-o3 -re tests/run.py build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-o3
|
||||
Global frequency set at 1000000000000 ticks per second
|
||||
info: kernel located at: /projects/pd/randd/dist/binaries/vmlinux.arm.smp.fb.2.6.38.8
|
||||
info: kernel located at: /dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8
|
||||
info: Using bootloader at address 0x80000000
|
||||
info: Entering event queue @ 0. Starting simulation...
|
||||
Exiting @ tick 2533147650000 because m5_exit instruction encountered
|
||||
Exiting @ tick 2533144795000 because m5_exit instruction encountered
|
||||
|
|
|
|||
File diff suppressed because it is too large
Load diff
|
|
@ -10,21 +10,21 @@ time_sync_spin_threshold=100000000
|
|||
type=LinuxArmSystem
|
||||
children=bridge cf0 cpu0 cpu1 cpu2 intrctrl iobus iocache l2c membus physmem realview terminal toL2Bus vncserver
|
||||
atags_addr=256
|
||||
boot_loader=/projects/pd/randd/dist/binaries/boot.arm
|
||||
boot_loader=/dist/m5/system/binaries/boot.arm
|
||||
boot_osflags=earlyprintk console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1
|
||||
clock=1000
|
||||
dtb_filename=
|
||||
dtb_filename=False
|
||||
early_kernel_symbols=false
|
||||
enable_context_switch_stats_dump=false
|
||||
flags_addr=268435504
|
||||
gic_cpu_addr=520093952
|
||||
init_param=0
|
||||
kernel=/projects/pd/randd/dist/binaries/vmlinux.arm.smp.fb.2.6.38.8
|
||||
kernel=/dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8
|
||||
load_addr_mask=268435455
|
||||
machine_type=RealView_PBX
|
||||
mem_mode=atomic
|
||||
mem_ranges=0:134217727
|
||||
memories=system.physmem system.realview.nvmem
|
||||
memories=system.realview.nvmem system.physmem
|
||||
multi_proc=true
|
||||
num_work_ids=16
|
||||
readfile=tests/halt.sh
|
||||
|
|
@ -65,7 +65,7 @@ table_size=65536
|
|||
|
||||
[system.cf0.image.child]
|
||||
type=RawDiskImage
|
||||
image_file=/projects/pd/randd/dist/disks/linux-arm-ael.img
|
||||
image_file=/dist/m5/system/disks/linux-arm-ael.img
|
||||
read_only=true
|
||||
|
||||
[system.cpu0]
|
||||
|
|
@ -773,6 +773,7 @@ type=SimpleDRAM
|
|||
activation_limit=4
|
||||
addr_mapping=openmap
|
||||
banks_per_rank=8
|
||||
channels=1
|
||||
clock=1000
|
||||
conf_table_reported=true
|
||||
in_addr_map=true
|
||||
|
|
|
|||
File diff suppressed because it is too large
Load diff
|
|
@ -10,21 +10,21 @@ time_sync_spin_threshold=100000000
|
|||
type=LinuxArmSystem
|
||||
children=bridge cf0 cpu0 cpu1 intrctrl iobus iocache l2c membus physmem realview terminal toL2Bus vncserver
|
||||
atags_addr=256
|
||||
boot_loader=/projects/pd/randd/dist/binaries/boot.arm
|
||||
boot_loader=/dist/m5/system/binaries/boot.arm
|
||||
boot_osflags=earlyprintk console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1
|
||||
clock=1000
|
||||
dtb_filename=
|
||||
dtb_filename=False
|
||||
early_kernel_symbols=false
|
||||
enable_context_switch_stats_dump=false
|
||||
flags_addr=268435504
|
||||
gic_cpu_addr=520093952
|
||||
init_param=0
|
||||
kernel=/projects/pd/randd/dist/binaries/vmlinux.arm.smp.fb.2.6.38.8
|
||||
kernel=/dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8
|
||||
load_addr_mask=268435455
|
||||
machine_type=RealView_PBX
|
||||
mem_mode=timing
|
||||
mem_ranges=0:134217727
|
||||
memories=system.physmem system.realview.nvmem
|
||||
memories=system.realview.nvmem system.physmem
|
||||
multi_proc=true
|
||||
num_work_ids=16
|
||||
readfile=tests/halt.sh
|
||||
|
|
@ -65,7 +65,7 @@ table_size=65536
|
|||
|
||||
[system.cf0.image.child]
|
||||
type=RawDiskImage
|
||||
image_file=/projects/pd/randd/dist/disks/linux-arm-ael.img
|
||||
image_file=/dist/m5/system/disks/linux-arm-ael.img
|
||||
read_only=true
|
||||
|
||||
[system.cpu0]
|
||||
|
|
@ -1029,6 +1029,7 @@ type=SimpleDRAM
|
|||
activation_limit=4
|
||||
addr_mapping=openmap
|
||||
banks_per_rank=8
|
||||
channels=1
|
||||
clock=1000
|
||||
conf_table_reported=true
|
||||
in_addr_map=true
|
||||
|
|
|
|||
File diff suppressed because it is too large
Load diff
|
|
@ -16,7 +16,7 @@ e820_table=system.e820_table
|
|||
init_param=0
|
||||
intel_mp_pointer=system.intel_mp_pointer
|
||||
intel_mp_table=system.intel_mp_table
|
||||
kernel=/projects/pd/randd/dist/binaries/x86_64-vmlinux-2.6.22.9
|
||||
kernel=/dist/m5/system/binaries/x86_64-vmlinux-2.6.22.9
|
||||
load_addr_mask=18446744073709551615
|
||||
mem_mode=timing
|
||||
mem_ranges=0:134217727
|
||||
|
|
@ -516,7 +516,7 @@ mem_side=system.cpu.toL2Bus.slave[0]
|
|||
|
||||
[system.cpu.interrupts]
|
||||
type=X86LocalApic
|
||||
clock=500
|
||||
clock=8000
|
||||
int_latency=1000
|
||||
pio_addr=2305843009213693952
|
||||
pio_latency=100000
|
||||
|
|
@ -1275,7 +1275,7 @@ table_size=65536
|
|||
|
||||
[system.pc.south_bridge.ide.disks0.image.child]
|
||||
type=RawDiskImage
|
||||
image_file=/projects/pd/randd/dist/disks/linux-x86.img
|
||||
image_file=/dist/m5/system/disks/linux-x86.img
|
||||
read_only=true
|
||||
|
||||
[system.pc.south_bridge.ide.disks1]
|
||||
|
|
@ -1295,7 +1295,7 @@ table_size=65536
|
|||
|
||||
[system.pc.south_bridge.ide.disks1.image.child]
|
||||
type=RawDiskImage
|
||||
image_file=/projects/pd/randd/dist/disks/linux-bigswap2.img
|
||||
image_file=/dist/m5/system/disks/linux-bigswap2.img
|
||||
read_only=true
|
||||
|
||||
[system.pc.south_bridge.int_lines0]
|
||||
|
|
@ -1463,6 +1463,7 @@ type=SimpleDRAM
|
|||
activation_limit=4
|
||||
addr_mapping=openmap
|
||||
banks_per_rank=8
|
||||
channels=1
|
||||
clock=1000
|
||||
conf_table_reported=false
|
||||
in_addr_map=true
|
||||
|
|
|
|||
|
|
@ -1,12 +1,12 @@
|
|||
gem5 Simulator System. http://gem5.org
|
||||
gem5 is copyrighted software; use the --copyright option for details.
|
||||
|
||||
gem5 compiled Feb 13 2013 11:25:23
|
||||
gem5 started Feb 13 2013 18:24:23
|
||||
gem5 executing on u200540-lin
|
||||
gem5 compiled Mar 3 2013 21:19:51
|
||||
gem5 started Mar 4 2013 00:22:16
|
||||
gem5 executing on zizzer
|
||||
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/fs/10.linux-boot/x86/linux/pc-o3-timing -re tests/run.py build/X86/tests/opt/long/fs/10.linux-boot/x86/linux/pc-o3-timing
|
||||
Global frequency set at 1000000000000 ticks per second
|
||||
info: kernel located at: /projects/pd/randd/dist/binaries/x86_64-vmlinux-2.6.22.9
|
||||
info: kernel located at: /dist/m5/system/binaries/x86_64-vmlinux-2.6.22.9
|
||||
0: rtc: Real-time clock set to Sun Jan 1 00:00:00 2012
|
||||
info: Entering event queue @ 0. Starting simulation...
|
||||
Exiting @ tick 5140860798000 because m5_exit instruction encountered
|
||||
Exiting @ tick 5132857897000 because m5_exit instruction encountered
|
||||
|
|
|
|||
File diff suppressed because it is too large
Load diff
|
|
@ -10,6 +10,7 @@ time_sync_spin_threshold=200000
|
|||
type=SparcSystem
|
||||
children=bridge cpu disk0 hypervisor_desc intrctrl iobus membus nvram partition_desc physmem physmem2 rom t1000
|
||||
boot_osflags=a
|
||||
clock=2
|
||||
hypervisor_addr=1099243257856
|
||||
hypervisor_bin=/dist/m5/system/binaries/q_new.bin
|
||||
hypervisor_desc=system.hypervisor_desc
|
||||
|
|
@ -19,7 +20,8 @@ init_param=0
|
|||
kernel=
|
||||
load_addr_mask=1099511627775
|
||||
mem_mode=atomic
|
||||
memories=system.partition_desc system.rom system.hypervisor_desc system.nvram system.physmem system.physmem2
|
||||
mem_ranges=1048576:68157439 2147483648:2415919103
|
||||
memories=system.partition_desc system.physmem system.rom system.hypervisor_desc system.physmem2 system.nvram
|
||||
num_work_ids=16
|
||||
nvram=system.nvram
|
||||
nvram_addr=133429198848
|
||||
|
|
@ -45,22 +47,21 @@ system_port=system.membus.slave[0]
|
|||
|
||||
[system.bridge]
|
||||
type=Bridge
|
||||
clock=2
|
||||
delay=100
|
||||
nack_delay=8
|
||||
ranges=133412421632:133412421639 134217728000:554050781183 644245094400:652835028991 725849473024:1095485095935 1099255955456:1099255955463
|
||||
req_size=16
|
||||
resp_size=16
|
||||
write_ack=false
|
||||
master=system.iobus.slave[0]
|
||||
slave=system.membus.master[2]
|
||||
|
||||
[system.cpu]
|
||||
type=AtomicSimpleCPU
|
||||
children=dtb interrupts itb tracer
|
||||
children=dtb interrupts isa itb tracer
|
||||
branchPred=Null
|
||||
checker=Null
|
||||
clock=1
|
||||
clock=2
|
||||
cpu_id=0
|
||||
defer_registration=false
|
||||
do_checkpoint_insts=true
|
||||
do_quiesce=true
|
||||
do_statistics_insts=true
|
||||
|
|
@ -69,17 +70,18 @@ fastmem=false
|
|||
function_trace=false
|
||||
function_trace_start=0
|
||||
interrupts=system.cpu.interrupts
|
||||
isa=system.cpu.isa
|
||||
itb=system.cpu.itb
|
||||
max_insts_all_threads=0
|
||||
max_insts_any_thread=0
|
||||
max_loads_all_threads=0
|
||||
max_loads_any_thread=0
|
||||
numThreads=1
|
||||
phase=0
|
||||
profile=0
|
||||
progress_interval=0
|
||||
simulate_data_stalls=false
|
||||
simulate_inst_stalls=false
|
||||
switched_out=false
|
||||
system=system
|
||||
tracer=system.cpu.tracer
|
||||
width=1
|
||||
|
|
@ -94,6 +96,9 @@ size=64
|
|||
[system.cpu.interrupts]
|
||||
type=SparcInterrupts
|
||||
|
||||
[system.cpu.isa]
|
||||
type=SparcISA
|
||||
|
||||
[system.cpu.itb]
|
||||
type=SparcTLB
|
||||
size=64
|
||||
|
|
@ -104,9 +109,10 @@ type=ExeTracer
|
|||
[system.disk0]
|
||||
type=MmDisk
|
||||
children=image
|
||||
clock=2
|
||||
image=system.disk0.image
|
||||
pio_addr=134217728000
|
||||
pio_latency=2
|
||||
pio_latency=200
|
||||
system=system
|
||||
pio=system.iobus.master[14]
|
||||
|
||||
|
|
@ -125,8 +131,9 @@ read_only=true
|
|||
|
||||
[system.hypervisor_desc]
|
||||
type=SimpleMemory
|
||||
bandwidth=0.000000
|
||||
clock=2
|
||||
conf_table_reported=false
|
||||
file=
|
||||
in_addr_map=true
|
||||
latency=60
|
||||
latency_var=0
|
||||
|
|
@ -145,7 +152,7 @@ block_size=64
|
|||
clock=2
|
||||
header_cycles=1
|
||||
use_default_range=false
|
||||
width=64
|
||||
width=8
|
||||
master=system.t1000.fake_clk.pio system.t1000.fake_membnks.pio system.t1000.fake_l2_1.pio system.t1000.fake_l2_2.pio system.t1000.fake_l2_3.pio system.t1000.fake_l2_4.pio system.t1000.fake_l2esr_1.pio system.t1000.fake_l2esr_2.pio system.t1000.fake_l2esr_3.pio system.t1000.fake_l2esr_4.pio system.t1000.fake_ssi.pio system.t1000.fake_jbi.pio system.t1000.puart0.pio system.t1000.hvuart.pio system.disk0.pio
|
||||
slave=system.bridge.master
|
||||
|
||||
|
|
@ -155,17 +162,19 @@ children=badaddr_responder
|
|||
block_size=64
|
||||
clock=2
|
||||
header_cycles=1
|
||||
system=system
|
||||
use_default_range=false
|
||||
width=64
|
||||
width=8
|
||||
default=system.membus.badaddr_responder.pio
|
||||
master=system.t1000.iob.pio system.t1000.htod.pio system.bridge.slave system.physmem.port[0] system.physmem2.port[0] system.rom.port[0] system.nvram.port[0] system.hypervisor_desc.port[0] system.partition_desc.port[0]
|
||||
master=system.t1000.iob.pio system.t1000.htod.pio system.bridge.slave system.physmem.port system.physmem2.port system.rom.port system.nvram.port system.hypervisor_desc.port system.partition_desc.port
|
||||
slave=system.system_port system.cpu.icache_port system.cpu.dcache_port
|
||||
|
||||
[system.membus.badaddr_responder]
|
||||
type=IsaFake
|
||||
clock=2
|
||||
fake_mem=false
|
||||
pio_addr=0
|
||||
pio_latency=2
|
||||
pio_latency=200
|
||||
pio_size=8
|
||||
ret_bad_addr=true
|
||||
ret_data16=65535
|
||||
|
|
@ -179,8 +188,9 @@ pio=system.membus.default
|
|||
|
||||
[system.nvram]
|
||||
type=SimpleMemory
|
||||
bandwidth=0.000000
|
||||
clock=2
|
||||
conf_table_reported=false
|
||||
file=
|
||||
in_addr_map=true
|
||||
latency=60
|
||||
latency_var=0
|
||||
|
|
@ -191,8 +201,9 @@ port=system.membus.master[6]
|
|||
|
||||
[system.partition_desc]
|
||||
type=SimpleMemory
|
||||
bandwidth=0.000000
|
||||
clock=2
|
||||
conf_table_reported=false
|
||||
file=
|
||||
in_addr_map=true
|
||||
latency=60
|
||||
latency_var=0
|
||||
|
|
@ -202,33 +213,68 @@ zero=false
|
|||
port=system.membus.master[8]
|
||||
|
||||
[system.physmem]
|
||||
type=SimpleMemory
|
||||
type=SimpleDRAM
|
||||
activation_limit=4
|
||||
addr_mapping=openmap
|
||||
banks_per_rank=8
|
||||
channels=1
|
||||
clock=2
|
||||
conf_table_reported=false
|
||||
file=
|
||||
in_addr_map=true
|
||||
latency=60
|
||||
latency_var=0
|
||||
lines_per_rowbuffer=32
|
||||
mem_sched_policy=frfcfs
|
||||
null=false
|
||||
page_policy=open
|
||||
range=1048576:68157439
|
||||
ranks_per_channel=2
|
||||
read_buffer_size=32
|
||||
tBURST=10
|
||||
tCL=28
|
||||
tRCD=28
|
||||
tREFI=15600
|
||||
tRFC=600
|
||||
tRP=28
|
||||
tWTR=15
|
||||
tXAW=80
|
||||
write_buffer_size=32
|
||||
write_thresh_perc=70
|
||||
zero=true
|
||||
port=system.membus.master[3]
|
||||
|
||||
[system.physmem2]
|
||||
type=SimpleMemory
|
||||
type=SimpleDRAM
|
||||
activation_limit=4
|
||||
addr_mapping=openmap
|
||||
banks_per_rank=8
|
||||
channels=1
|
||||
clock=2
|
||||
conf_table_reported=false
|
||||
file=
|
||||
in_addr_map=true
|
||||
latency=60
|
||||
latency_var=0
|
||||
lines_per_rowbuffer=32
|
||||
mem_sched_policy=frfcfs
|
||||
null=false
|
||||
page_policy=open
|
||||
range=2147483648:2415919103
|
||||
ranks_per_channel=2
|
||||
read_buffer_size=32
|
||||
tBURST=10
|
||||
tCL=28
|
||||
tRCD=28
|
||||
tREFI=15600
|
||||
tRFC=600
|
||||
tRP=28
|
||||
tWTR=15
|
||||
tXAW=80
|
||||
write_buffer_size=32
|
||||
write_thresh_perc=70
|
||||
zero=true
|
||||
port=system.membus.master[4]
|
||||
|
||||
[system.rom]
|
||||
type=SimpleMemory
|
||||
bandwidth=0.000000
|
||||
clock=2
|
||||
conf_table_reported=false
|
||||
file=
|
||||
in_addr_map=true
|
||||
latency=60
|
||||
latency_var=0
|
||||
|
|
@ -245,9 +291,10 @@ system=system
|
|||
|
||||
[system.t1000.fake_clk]
|
||||
type=IsaFake
|
||||
clock=2
|
||||
fake_mem=false
|
||||
pio_addr=644245094400
|
||||
pio_latency=2
|
||||
pio_latency=200
|
||||
pio_size=4294967296
|
||||
ret_bad_addr=false
|
||||
ret_data16=65535
|
||||
|
|
@ -261,9 +308,10 @@ pio=system.iobus.master[0]
|
|||
|
||||
[system.t1000.fake_jbi]
|
||||
type=IsaFake
|
||||
clock=2
|
||||
fake_mem=false
|
||||
pio_addr=549755813888
|
||||
pio_latency=2
|
||||
pio_latency=200
|
||||
pio_size=4294967296
|
||||
ret_bad_addr=false
|
||||
ret_data16=65535
|
||||
|
|
@ -277,9 +325,10 @@ pio=system.iobus.master[11]
|
|||
|
||||
[system.t1000.fake_l2_1]
|
||||
type=IsaFake
|
||||
clock=2
|
||||
fake_mem=false
|
||||
pio_addr=725849473024
|
||||
pio_latency=2
|
||||
pio_latency=200
|
||||
pio_size=8
|
||||
ret_bad_addr=false
|
||||
ret_data16=65535
|
||||
|
|
@ -293,9 +342,10 @@ pio=system.iobus.master[2]
|
|||
|
||||
[system.t1000.fake_l2_2]
|
||||
type=IsaFake
|
||||
clock=2
|
||||
fake_mem=false
|
||||
pio_addr=725849473088
|
||||
pio_latency=2
|
||||
pio_latency=200
|
||||
pio_size=8
|
||||
ret_bad_addr=false
|
||||
ret_data16=65535
|
||||
|
|
@ -309,9 +359,10 @@ pio=system.iobus.master[3]
|
|||
|
||||
[system.t1000.fake_l2_3]
|
||||
type=IsaFake
|
||||
clock=2
|
||||
fake_mem=false
|
||||
pio_addr=725849473152
|
||||
pio_latency=2
|
||||
pio_latency=200
|
||||
pio_size=8
|
||||
ret_bad_addr=false
|
||||
ret_data16=65535
|
||||
|
|
@ -325,9 +376,10 @@ pio=system.iobus.master[4]
|
|||
|
||||
[system.t1000.fake_l2_4]
|
||||
type=IsaFake
|
||||
clock=2
|
||||
fake_mem=false
|
||||
pio_addr=725849473216
|
||||
pio_latency=2
|
||||
pio_latency=200
|
||||
pio_size=8
|
||||
ret_bad_addr=false
|
||||
ret_data16=65535
|
||||
|
|
@ -341,9 +393,10 @@ pio=system.iobus.master[5]
|
|||
|
||||
[system.t1000.fake_l2esr_1]
|
||||
type=IsaFake
|
||||
clock=2
|
||||
fake_mem=false
|
||||
pio_addr=734439407616
|
||||
pio_latency=2
|
||||
pio_latency=200
|
||||
pio_size=8
|
||||
ret_bad_addr=false
|
||||
ret_data16=65535
|
||||
|
|
@ -357,9 +410,10 @@ pio=system.iobus.master[6]
|
|||
|
||||
[system.t1000.fake_l2esr_2]
|
||||
type=IsaFake
|
||||
clock=2
|
||||
fake_mem=false
|
||||
pio_addr=734439407680
|
||||
pio_latency=2
|
||||
pio_latency=200
|
||||
pio_size=8
|
||||
ret_bad_addr=false
|
||||
ret_data16=65535
|
||||
|
|
@ -373,9 +427,10 @@ pio=system.iobus.master[7]
|
|||
|
||||
[system.t1000.fake_l2esr_3]
|
||||
type=IsaFake
|
||||
clock=2
|
||||
fake_mem=false
|
||||
pio_addr=734439407744
|
||||
pio_latency=2
|
||||
pio_latency=200
|
||||
pio_size=8
|
||||
ret_bad_addr=false
|
||||
ret_data16=65535
|
||||
|
|
@ -389,9 +444,10 @@ pio=system.iobus.master[8]
|
|||
|
||||
[system.t1000.fake_l2esr_4]
|
||||
type=IsaFake
|
||||
clock=2
|
||||
fake_mem=false
|
||||
pio_addr=734439407808
|
||||
pio_latency=2
|
||||
pio_latency=200
|
||||
pio_size=8
|
||||
ret_bad_addr=false
|
||||
ret_data16=65535
|
||||
|
|
@ -405,9 +461,10 @@ pio=system.iobus.master[9]
|
|||
|
||||
[system.t1000.fake_membnks]
|
||||
type=IsaFake
|
||||
clock=2
|
||||
fake_mem=false
|
||||
pio_addr=648540061696
|
||||
pio_latency=2
|
||||
pio_latency=200
|
||||
pio_size=16384
|
||||
ret_bad_addr=false
|
||||
ret_data16=65535
|
||||
|
|
@ -421,9 +478,10 @@ pio=system.iobus.master[1]
|
|||
|
||||
[system.t1000.fake_ssi]
|
||||
type=IsaFake
|
||||
clock=2
|
||||
fake_mem=false
|
||||
pio_addr=1095216660480
|
||||
pio_latency=2
|
||||
pio_latency=200
|
||||
pio_size=268435456
|
||||
ret_bad_addr=false
|
||||
ret_data16=65535
|
||||
|
|
@ -444,16 +502,18 @@ port=3456
|
|||
|
||||
[system.t1000.htod]
|
||||
type=DumbTOD
|
||||
clock=2
|
||||
pio_addr=1099255906296
|
||||
pio_latency=2
|
||||
pio_latency=200
|
||||
system=system
|
||||
time=Thu Jan 1 00:00:00 2009
|
||||
pio=system.membus.master[1]
|
||||
|
||||
[system.t1000.hvuart]
|
||||
type=Uart8250
|
||||
clock=2
|
||||
pio_addr=1099255955456
|
||||
pio_latency=2
|
||||
pio_latency=200
|
||||
platform=system.t1000
|
||||
system=system
|
||||
terminal=system.t1000.hterm
|
||||
|
|
@ -461,6 +521,7 @@ pio=system.iobus.master[13]
|
|||
|
||||
[system.t1000.iob]
|
||||
type=Iob
|
||||
clock=2
|
||||
pio_latency=2
|
||||
platform=system.t1000
|
||||
system=system
|
||||
|
|
@ -475,8 +536,9 @@ port=3456
|
|||
|
||||
[system.t1000.puart0]
|
||||
type=Uart8250
|
||||
clock=2
|
||||
pio_addr=133412421632
|
||||
pio_latency=2
|
||||
pio_latency=200
|
||||
platform=system.t1000
|
||||
system=system
|
||||
terminal=system.t1000.pterm
|
||||
|
|
|
|||
|
|
@ -1,3 +1,19 @@
|
|||
warn: rounding error > tolerance
|
||||
0.145519 rounded to 0
|
||||
warn: rounding error > tolerance
|
||||
0.145519 rounded to 0
|
||||
warn: rounding error > tolerance
|
||||
0.145519 rounded to 0
|
||||
warn: rounding error > tolerance
|
||||
0.145519 rounded to 0
|
||||
warn: rounding error > tolerance
|
||||
0.145519 rounded to 0
|
||||
warn: rounding error > tolerance
|
||||
0.145519 rounded to 0
|
||||
warn: rounding error > tolerance
|
||||
0.145519 rounded to 0
|
||||
warn: rounding error > tolerance
|
||||
0.145519 rounded to 0
|
||||
warn: Sockets disabled, not accepting terminal connections
|
||||
warn: CoherentBus system.membus has no snooping ports attached!
|
||||
warn: Sockets disabled, not accepting gdb connections
|
||||
|
|
|
|||
|
|
@ -1,16 +1,16 @@
|
|||
gem5 Simulator System. http://gem5.org
|
||||
gem5 is copyrighted software; use the --copyright option for details.
|
||||
|
||||
gem5 compiled Jun 4 2012 12:01:47
|
||||
gem5 started Jun 4 2012 15:02:47
|
||||
gem5 compiled Mar 3 2013 21:18:30
|
||||
gem5 started Mar 3 2013 22:32:14
|
||||
gem5 executing on zizzer
|
||||
command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/long/fs/80.solaris-boot/sparc/solaris/t1000-simple-atomic -re tests/run.py build/SPARC/tests/opt/long/fs/80.solaris-boot/sparc/solaris/t1000-simple-atomic
|
||||
Global frequency set at 2000000000 ticks per second
|
||||
info: No kernel set for full system simulation. Assuming you know what you're doing if not SPARC ISA
|
||||
info: No kernel set for full system simulation. Assuming you know what you're doing
|
||||
0: system.t1000.htod: Real-time clock set to Thu Jan 1 00:00:00 2009
|
||||
|
||||
0: system.t1000.htod: Real-time clock set to 1230768000
|
||||
info: Entering event queue @ 0. Starting simulation...
|
||||
info: Ignoring write to SPARC ERROR regsiter
|
||||
info: Ignoring write to SPARC ERROR regsiter
|
||||
Exiting @ tick 2233777512 because m5_exit instruction encountered
|
||||
Exiting @ tick 4467555024 because m5_exit instruction encountered
|
||||
|
|
|
|||
|
|
@ -4,11 +4,11 @@ sim_seconds 2.233778 # Nu
|
|||
sim_ticks 4467555024 # Number of ticks simulated
|
||||
final_tick 4467555024 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
|
||||
sim_freq 2000000000 # Frequency of simulated ticks
|
||||
host_inst_rate 2957774 # Simulator instruction rate (inst/s)
|
||||
host_op_rate 2958936 # Simulator op (including micro ops) rate (op/s)
|
||||
host_tick_rate 5930129 # Simulator tick rate (ticks/s)
|
||||
host_mem_usage 530032 # Number of bytes of host memory used
|
||||
host_seconds 753.37 # Real time elapsed on the host
|
||||
host_inst_rate 3081772 # Simulator instruction rate (inst/s)
|
||||
host_op_rate 3082983 # Simulator op (including micro ops) rate (op/s)
|
||||
host_tick_rate 6178737 # Simulator tick rate (ticks/s)
|
||||
host_mem_usage 519228 # Number of bytes of host memory used
|
||||
host_seconds 723.05 # Real time elapsed on the host
|
||||
sim_insts 2228284650 # Number of instructions simulated
|
||||
sim_ops 2229160714 # Number of ops (including micro ops) simulated
|
||||
system.hypervisor_desc.bytes_read::cpu.data 16792 # Number of bytes read from this memory
|
||||
|
|
@ -19,20 +19,6 @@ system.hypervisor_desc.bw_read::cpu.data 7517 # To
|
|||
system.hypervisor_desc.bw_read::total 7517 # Total read bandwidth from this memory (bytes/s)
|
||||
system.hypervisor_desc.bw_total::cpu.data 7517 # Total bandwidth to/from this memory (bytes/s)
|
||||
system.hypervisor_desc.bw_total::total 7517 # Total bandwidth to/from this memory (bytes/s)
|
||||
system.nvram.bytes_read::cpu.data 284 # Number of bytes read from this memory
|
||||
system.nvram.bytes_read::total 284 # Number of bytes read from this memory
|
||||
system.nvram.bytes_written::cpu.data 92 # Number of bytes written to this memory
|
||||
system.nvram.bytes_written::total 92 # Number of bytes written to this memory
|
||||
system.nvram.num_reads::cpu.data 284 # Number of read requests responded to by this memory
|
||||
system.nvram.num_reads::total 284 # Number of read requests responded to by this memory
|
||||
system.nvram.num_writes::cpu.data 92 # Number of write requests responded to by this memory
|
||||
system.nvram.num_writes::total 92 # Number of write requests responded to by this memory
|
||||
system.nvram.bw_read::cpu.data 127 # Total read bandwidth from this memory (bytes/s)
|
||||
system.nvram.bw_read::total 127 # Total read bandwidth from this memory (bytes/s)
|
||||
system.nvram.bw_write::cpu.data 41 # Write bandwidth from this memory (bytes/s)
|
||||
system.nvram.bw_write::total 41 # Write bandwidth from this memory (bytes/s)
|
||||
system.nvram.bw_total::cpu.data 168 # Total bandwidth to/from this memory (bytes/s)
|
||||
system.nvram.bw_total::total 168 # Total bandwidth to/from this memory (bytes/s)
|
||||
system.partition_desc.bytes_read::cpu.data 4846 # Number of bytes read from this memory
|
||||
system.partition_desc.bytes_read::total 4846 # Number of bytes read from this memory
|
||||
system.partition_desc.num_reads::cpu.data 608 # Number of read requests responded to by this memory
|
||||
|
|
@ -41,204 +27,6 @@ system.partition_desc.bw_read::cpu.data 2169 # To
|
|||
system.partition_desc.bw_read::total 2169 # Total read bandwidth from this memory (bytes/s)
|
||||
system.partition_desc.bw_total::cpu.data 2169 # Total bandwidth to/from this memory (bytes/s)
|
||||
system.partition_desc.bw_total::total 2169 # Total bandwidth to/from this memory (bytes/s)
|
||||
system.physmem2.bytes_read::cpu.inst 8318106840 # Number of bytes read from this memory
|
||||
system.physmem2.bytes_read::cpu.data 1495885127 # Number of bytes read from this memory
|
||||
system.physmem2.bytes_read::total 9813991967 # Number of bytes read from this memory
|
||||
system.physmem2.bytes_inst_read::cpu.inst 8318106840 # Number of instructions bytes read from this memory
|
||||
system.physmem2.bytes_inst_read::total 8318106840 # Number of instructions bytes read from this memory
|
||||
system.physmem2.bytes_written::cpu.data 897268422 # Number of bytes written to this memory
|
||||
system.physmem2.bytes_written::total 897268422 # Number of bytes written to this memory
|
||||
system.physmem2.num_reads::cpu.inst 2079526710 # Number of read requests responded to by this memory
|
||||
system.physmem2.num_reads::cpu.data 323962420 # Number of read requests responded to by this memory
|
||||
system.physmem2.num_reads::total 2403489130 # Number of read requests responded to by this memory
|
||||
system.physmem2.num_writes::cpu.data 187387796 # Number of write requests responded to by this memory
|
||||
system.physmem2.num_writes::total 187387796 # Number of write requests responded to by this memory
|
||||
system.physmem2.num_other::cpu.data 5403067 # Number of other requests responded to by this memory
|
||||
system.physmem2.num_other::total 5403067 # Number of other requests responded to by this memory
|
||||
system.physmem2.bw_read::cpu.inst 3723784842 # Total read bandwidth from this memory (bytes/s)
|
||||
system.physmem2.bw_read::cpu.data 669666123 # Total read bandwidth from this memory (bytes/s)
|
||||
system.physmem2.bw_read::total 4393450966 # Total read bandwidth from this memory (bytes/s)
|
||||
system.physmem2.bw_inst_read::cpu.inst 3723784842 # Instruction read bandwidth from this memory (bytes/s)
|
||||
system.physmem2.bw_inst_read::total 3723784842 # Instruction read bandwidth from this memory (bytes/s)
|
||||
system.physmem2.bw_write::cpu.data 401682091 # Write bandwidth from this memory (bytes/s)
|
||||
system.physmem2.bw_write::total 401682091 # Write bandwidth from this memory (bytes/s)
|
||||
system.physmem2.bw_total::cpu.inst 3723784842 # Total bandwidth to/from this memory (bytes/s)
|
||||
system.physmem2.bw_total::cpu.data 1071348214 # Total bandwidth to/from this memory (bytes/s)
|
||||
system.physmem2.bw_total::total 4795133057 # Total bandwidth to/from this memory (bytes/s)
|
||||
system.physmem2.readReqs 0 # Total number of read requests seen
|
||||
system.physmem2.writeReqs 0 # Total number of write requests seen
|
||||
system.physmem2.cpureqs 0 # Reqs generatd by CPU via cache - shady
|
||||
system.physmem2.bytesRead 0 # Total number of bytes read from memory
|
||||
system.physmem2.bytesWritten 0 # Total number of bytes written to memory
|
||||
system.physmem2.bytesConsumedRd 0 # bytesRead derated as per pkt->getSize()
|
||||
system.physmem2.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize()
|
||||
system.physmem2.servicedByWrQ 0 # Number of read reqs serviced by write Q
|
||||
system.physmem2.neitherReadNorWrite 0 # Reqs where no action is needed
|
||||
system.physmem2.perBankRdReqs::0 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::1 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::2 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::3 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::4 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::5 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::6 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::7 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::8 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::9 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::10 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::11 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::12 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::13 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::14 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::15 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankWrReqs::0 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::1 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::2 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::3 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::4 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::5 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::6 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::7 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::8 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::9 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::10 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::11 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::12 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::13 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::14 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::15 0 # Track writes on a per bank basis
|
||||
system.physmem2.numRdRetry 0 # Number of times rd buffer was full causing retry
|
||||
system.physmem2.numWrRetry 0 # Number of times wr buffer was full causing retry
|
||||
system.physmem2.totGap 0 # Total gap between requests
|
||||
system.physmem2.readPktSize::0 0 # Categorize read packet sizes
|
||||
system.physmem2.readPktSize::1 0 # Categorize read packet sizes
|
||||
system.physmem2.readPktSize::2 0 # Categorize read packet sizes
|
||||
system.physmem2.readPktSize::3 0 # Categorize read packet sizes
|
||||
system.physmem2.readPktSize::4 0 # Categorize read packet sizes
|
||||
system.physmem2.readPktSize::5 0 # Categorize read packet sizes
|
||||
system.physmem2.readPktSize::6 0 # Categorize read packet sizes
|
||||
system.physmem2.readPktSize::7 0 # Categorize read packet sizes
|
||||
system.physmem2.readPktSize::8 0 # Categorize read packet sizes
|
||||
system.physmem2.writePktSize::0 0 # categorize write packet sizes
|
||||
system.physmem2.writePktSize::1 0 # categorize write packet sizes
|
||||
system.physmem2.writePktSize::2 0 # categorize write packet sizes
|
||||
system.physmem2.writePktSize::3 0 # categorize write packet sizes
|
||||
system.physmem2.writePktSize::4 0 # categorize write packet sizes
|
||||
system.physmem2.writePktSize::5 0 # categorize write packet sizes
|
||||
system.physmem2.writePktSize::6 0 # categorize write packet sizes
|
||||
system.physmem2.writePktSize::7 0 # categorize write packet sizes
|
||||
system.physmem2.writePktSize::8 0 # categorize write packet sizes
|
||||
system.physmem2.neitherpktsize::0 0 # categorize neither packet sizes
|
||||
system.physmem2.neitherpktsize::1 0 # categorize neither packet sizes
|
||||
system.physmem2.neitherpktsize::2 0 # categorize neither packet sizes
|
||||
system.physmem2.neitherpktsize::3 0 # categorize neither packet sizes
|
||||
system.physmem2.neitherpktsize::4 0 # categorize neither packet sizes
|
||||
system.physmem2.neitherpktsize::5 0 # categorize neither packet sizes
|
||||
system.physmem2.neitherpktsize::6 0 # categorize neither packet sizes
|
||||
system.physmem2.neitherpktsize::7 0 # categorize neither packet sizes
|
||||
system.physmem2.neitherpktsize::8 0 # categorize neither packet sizes
|
||||
system.physmem2.rdQLenPdf::0 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::1 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::2 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::3 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::4 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::5 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::6 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::7 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::8 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::9 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::10 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::11 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::12 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::13 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::14 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::15 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::16 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::17 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::18 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::19 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::20 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::21 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::22 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::23 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::24 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::25 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::26 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::27 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::28 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::29 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::30 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::31 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::32 0 # What read queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::0 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::1 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::2 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::3 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::4 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::5 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::6 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::7 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::8 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::9 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::10 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::11 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::12 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::13 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::14 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::15 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::16 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::17 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::18 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::19 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::20 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::21 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::22 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::23 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::24 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::25 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::26 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::27 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::28 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::29 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::30 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::31 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::32 0 # What write queue length does an incoming req see
|
||||
system.physmem2.totQLat 0 # Total cycles spent in queuing delays
|
||||
system.physmem2.totMemAccLat 0 # Sum of mem lat for all requests
|
||||
system.physmem2.totBusLat 0 # Total cycles spent in databus access
|
||||
system.physmem2.totBankLat 0 # Total cycles spent in bank access
|
||||
system.physmem2.avgQLat nan # Average queueing delay per request
|
||||
system.physmem2.avgBankLat nan # Average bank access latency per request
|
||||
system.physmem2.avgBusLat nan # Average bus latency per request
|
||||
system.physmem2.avgMemAccLat nan # Average memory access latency
|
||||
system.physmem2.avgRdBW 0.00 # Average achieved read bandwidth in MB/s
|
||||
system.physmem2.avgWrBW 0.00 # Average achieved write bandwidth in MB/s
|
||||
system.physmem2.avgConsumedRdBW 0.00 # Average consumed read bandwidth in MB/s
|
||||
system.physmem2.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s
|
||||
system.physmem2.peakBW 12800.00 # Theoretical peak bandwidth in MB/s
|
||||
system.physmem2.busUtil 0.00 # Data bus utilization in percentage
|
||||
system.physmem2.avgRdQLen 0.00 # Average read queue length over time
|
||||
system.physmem2.avgWrQLen 0.00 # Average write queue length over time
|
||||
system.physmem2.readRowHits 0 # Number of row buffer hits during reads
|
||||
system.physmem2.writeRowHits 0 # Number of row buffer hits during writes
|
||||
system.physmem2.readRowHitRate nan # Row buffer hit rate for reads
|
||||
system.physmem2.writeRowHitRate nan # Row buffer hit rate for writes
|
||||
system.physmem2.avgGap nan # Average gap between requests
|
||||
system.rom.bytes_read::cpu.inst 432296 # Number of bytes read from this memory
|
||||
system.rom.bytes_read::cpu.data 696392 # Number of bytes read from this memory
|
||||
system.rom.bytes_read::total 1128688 # Number of bytes read from this memory
|
||||
system.rom.bytes_inst_read::cpu.inst 432296 # Number of instructions bytes read from this memory
|
||||
system.rom.bytes_inst_read::total 432296 # Number of instructions bytes read from this memory
|
||||
system.rom.num_reads::cpu.inst 108074 # Number of read requests responded to by this memory
|
||||
system.rom.num_reads::cpu.data 87049 # Number of read requests responded to by this memory
|
||||
system.rom.num_reads::total 195123 # Number of read requests responded to by this memory
|
||||
system.rom.bw_read::cpu.inst 193527 # Total read bandwidth from this memory (bytes/s)
|
||||
system.rom.bw_read::cpu.data 311755 # Total read bandwidth from this memory (bytes/s)
|
||||
system.rom.bw_read::total 505282 # Total read bandwidth from this memory (bytes/s)
|
||||
system.rom.bw_inst_read::cpu.inst 193527 # Instruction read bandwidth from this memory (bytes/s)
|
||||
system.rom.bw_inst_read::total 193527 # Instruction read bandwidth from this memory (bytes/s)
|
||||
system.rom.bw_total::cpu.inst 193527 # Total bandwidth to/from this memory (bytes/s)
|
||||
system.rom.bw_total::cpu.data 311755 # Total bandwidth to/from this memory (bytes/s)
|
||||
system.rom.bw_total::total 505282 # Total bandwidth to/from this memory (bytes/s)
|
||||
system.physmem.bytes_read::cpu.inst 612291324 # Number of bytes read from this memory
|
||||
system.physmem.bytes_read::cpu.data 97534024 # Number of bytes read from this memory
|
||||
system.physmem.bytes_read::total 709825348 # Number of bytes read from this memory
|
||||
|
|
@ -314,26 +102,13 @@ system.physmem.readPktSize::3 0 # Ca
|
|||
system.physmem.readPktSize::4 0 # Categorize read packet sizes
|
||||
system.physmem.readPktSize::5 0 # Categorize read packet sizes
|
||||
system.physmem.readPktSize::6 0 # Categorize read packet sizes
|
||||
system.physmem.readPktSize::7 0 # Categorize read packet sizes
|
||||
system.physmem.readPktSize::8 0 # Categorize read packet sizes
|
||||
system.physmem.writePktSize::0 0 # categorize write packet sizes
|
||||
system.physmem.writePktSize::1 0 # categorize write packet sizes
|
||||
system.physmem.writePktSize::2 0 # categorize write packet sizes
|
||||
system.physmem.writePktSize::3 0 # categorize write packet sizes
|
||||
system.physmem.writePktSize::4 0 # categorize write packet sizes
|
||||
system.physmem.writePktSize::5 0 # categorize write packet sizes
|
||||
system.physmem.writePktSize::6 0 # categorize write packet sizes
|
||||
system.physmem.writePktSize::7 0 # categorize write packet sizes
|
||||
system.physmem.writePktSize::8 0 # categorize write packet sizes
|
||||
system.physmem.neitherpktsize::0 0 # categorize neither packet sizes
|
||||
system.physmem.neitherpktsize::1 0 # categorize neither packet sizes
|
||||
system.physmem.neitherpktsize::2 0 # categorize neither packet sizes
|
||||
system.physmem.neitherpktsize::3 0 # categorize neither packet sizes
|
||||
system.physmem.neitherpktsize::4 0 # categorize neither packet sizes
|
||||
system.physmem.neitherpktsize::5 0 # categorize neither packet sizes
|
||||
system.physmem.neitherpktsize::6 0 # categorize neither packet sizes
|
||||
system.physmem.neitherpktsize::7 0 # categorize neither packet sizes
|
||||
system.physmem.neitherpktsize::8 0 # categorize neither packet sizes
|
||||
system.physmem.writePktSize::0 0 # Categorize write packet sizes
|
||||
system.physmem.writePktSize::1 0 # Categorize write packet sizes
|
||||
system.physmem.writePktSize::2 0 # Categorize write packet sizes
|
||||
system.physmem.writePktSize::3 0 # Categorize write packet sizes
|
||||
system.physmem.writePktSize::4 0 # Categorize write packet sizes
|
||||
system.physmem.writePktSize::5 0 # Categorize write packet sizes
|
||||
system.physmem.writePktSize::6 0 # Categorize write packet sizes
|
||||
system.physmem.rdQLenPdf::0 0 # What read queue length does an incoming req see
|
||||
system.physmem.rdQLenPdf::1 0 # What read queue length does an incoming req see
|
||||
system.physmem.rdQLenPdf::2 0 # What read queue length does an incoming req see
|
||||
|
|
@ -366,7 +141,6 @@ system.physmem.rdQLenPdf::28 0 # Wh
|
|||
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
|
||||
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
|
||||
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
|
||||
system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see
|
||||
system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
|
||||
system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
|
||||
system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
|
||||
|
|
@ -399,7 +173,6 @@ system.physmem.wrQLenPdf::28 0 # Wh
|
|||
system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
|
||||
system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
|
||||
system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
|
||||
system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
|
||||
system.physmem.totQLat 0 # Total cycles spent in queuing delays
|
||||
system.physmem.totMemAccLat 0 # Sum of mem lat for all requests
|
||||
system.physmem.totBusLat 0 # Total cycles spent in databus access
|
||||
|
|
@ -421,6 +194,203 @@ system.physmem.writeRowHits 0 # Nu
|
|||
system.physmem.readRowHitRate nan # Row buffer hit rate for reads
|
||||
system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
|
||||
system.physmem.avgGap nan # Average gap between requests
|
||||
system.rom.bytes_read::cpu.inst 432296 # Number of bytes read from this memory
|
||||
system.rom.bytes_read::cpu.data 696392 # Number of bytes read from this memory
|
||||
system.rom.bytes_read::total 1128688 # Number of bytes read from this memory
|
||||
system.rom.bytes_inst_read::cpu.inst 432296 # Number of instructions bytes read from this memory
|
||||
system.rom.bytes_inst_read::total 432296 # Number of instructions bytes read from this memory
|
||||
system.rom.num_reads::cpu.inst 108074 # Number of read requests responded to by this memory
|
||||
system.rom.num_reads::cpu.data 87049 # Number of read requests responded to by this memory
|
||||
system.rom.num_reads::total 195123 # Number of read requests responded to by this memory
|
||||
system.rom.bw_read::cpu.inst 193527 # Total read bandwidth from this memory (bytes/s)
|
||||
system.rom.bw_read::cpu.data 311755 # Total read bandwidth from this memory (bytes/s)
|
||||
system.rom.bw_read::total 505282 # Total read bandwidth from this memory (bytes/s)
|
||||
system.rom.bw_inst_read::cpu.inst 193527 # Instruction read bandwidth from this memory (bytes/s)
|
||||
system.rom.bw_inst_read::total 193527 # Instruction read bandwidth from this memory (bytes/s)
|
||||
system.rom.bw_total::cpu.inst 193527 # Total bandwidth to/from this memory (bytes/s)
|
||||
system.rom.bw_total::cpu.data 311755 # Total bandwidth to/from this memory (bytes/s)
|
||||
system.rom.bw_total::total 505282 # Total bandwidth to/from this memory (bytes/s)
|
||||
system.physmem2.bytes_read::cpu.inst 8318106840 # Number of bytes read from this memory
|
||||
system.physmem2.bytes_read::cpu.data 1495885127 # Number of bytes read from this memory
|
||||
system.physmem2.bytes_read::total 9813991967 # Number of bytes read from this memory
|
||||
system.physmem2.bytes_inst_read::cpu.inst 8318106840 # Number of instructions bytes read from this memory
|
||||
system.physmem2.bytes_inst_read::total 8318106840 # Number of instructions bytes read from this memory
|
||||
system.physmem2.bytes_written::cpu.data 897268422 # Number of bytes written to this memory
|
||||
system.physmem2.bytes_written::total 897268422 # Number of bytes written to this memory
|
||||
system.physmem2.num_reads::cpu.inst 2079526710 # Number of read requests responded to by this memory
|
||||
system.physmem2.num_reads::cpu.data 323962420 # Number of read requests responded to by this memory
|
||||
system.physmem2.num_reads::total 2403489130 # Number of read requests responded to by this memory
|
||||
system.physmem2.num_writes::cpu.data 187387796 # Number of write requests responded to by this memory
|
||||
system.physmem2.num_writes::total 187387796 # Number of write requests responded to by this memory
|
||||
system.physmem2.num_other::cpu.data 5403067 # Number of other requests responded to by this memory
|
||||
system.physmem2.num_other::total 5403067 # Number of other requests responded to by this memory
|
||||
system.physmem2.bw_read::cpu.inst 3723784842 # Total read bandwidth from this memory (bytes/s)
|
||||
system.physmem2.bw_read::cpu.data 669666123 # Total read bandwidth from this memory (bytes/s)
|
||||
system.physmem2.bw_read::total 4393450966 # Total read bandwidth from this memory (bytes/s)
|
||||
system.physmem2.bw_inst_read::cpu.inst 3723784842 # Instruction read bandwidth from this memory (bytes/s)
|
||||
system.physmem2.bw_inst_read::total 3723784842 # Instruction read bandwidth from this memory (bytes/s)
|
||||
system.physmem2.bw_write::cpu.data 401682091 # Write bandwidth from this memory (bytes/s)
|
||||
system.physmem2.bw_write::total 401682091 # Write bandwidth from this memory (bytes/s)
|
||||
system.physmem2.bw_total::cpu.inst 3723784842 # Total bandwidth to/from this memory (bytes/s)
|
||||
system.physmem2.bw_total::cpu.data 1071348214 # Total bandwidth to/from this memory (bytes/s)
|
||||
system.physmem2.bw_total::total 4795133057 # Total bandwidth to/from this memory (bytes/s)
|
||||
system.physmem2.readReqs 0 # Total number of read requests seen
|
||||
system.physmem2.writeReqs 0 # Total number of write requests seen
|
||||
system.physmem2.cpureqs 0 # Reqs generatd by CPU via cache - shady
|
||||
system.physmem2.bytesRead 0 # Total number of bytes read from memory
|
||||
system.physmem2.bytesWritten 0 # Total number of bytes written to memory
|
||||
system.physmem2.bytesConsumedRd 0 # bytesRead derated as per pkt->getSize()
|
||||
system.physmem2.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize()
|
||||
system.physmem2.servicedByWrQ 0 # Number of read reqs serviced by write Q
|
||||
system.physmem2.neitherReadNorWrite 0 # Reqs where no action is needed
|
||||
system.physmem2.perBankRdReqs::0 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::1 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::2 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::3 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::4 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::5 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::6 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::7 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::8 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::9 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::10 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::11 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::12 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::13 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::14 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankRdReqs::15 0 # Track reads on a per bank basis
|
||||
system.physmem2.perBankWrReqs::0 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::1 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::2 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::3 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::4 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::5 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::6 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::7 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::8 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::9 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::10 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::11 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::12 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::13 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::14 0 # Track writes on a per bank basis
|
||||
system.physmem2.perBankWrReqs::15 0 # Track writes on a per bank basis
|
||||
system.physmem2.numRdRetry 0 # Number of times rd buffer was full causing retry
|
||||
system.physmem2.numWrRetry 0 # Number of times wr buffer was full causing retry
|
||||
system.physmem2.totGap 0 # Total gap between requests
|
||||
system.physmem2.readPktSize::0 0 # Categorize read packet sizes
|
||||
system.physmem2.readPktSize::1 0 # Categorize read packet sizes
|
||||
system.physmem2.readPktSize::2 0 # Categorize read packet sizes
|
||||
system.physmem2.readPktSize::3 0 # Categorize read packet sizes
|
||||
system.physmem2.readPktSize::4 0 # Categorize read packet sizes
|
||||
system.physmem2.readPktSize::5 0 # Categorize read packet sizes
|
||||
system.physmem2.readPktSize::6 0 # Categorize read packet sizes
|
||||
system.physmem2.writePktSize::0 0 # Categorize write packet sizes
|
||||
system.physmem2.writePktSize::1 0 # Categorize write packet sizes
|
||||
system.physmem2.writePktSize::2 0 # Categorize write packet sizes
|
||||
system.physmem2.writePktSize::3 0 # Categorize write packet sizes
|
||||
system.physmem2.writePktSize::4 0 # Categorize write packet sizes
|
||||
system.physmem2.writePktSize::5 0 # Categorize write packet sizes
|
||||
system.physmem2.writePktSize::6 0 # Categorize write packet sizes
|
||||
system.physmem2.rdQLenPdf::0 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::1 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::2 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::3 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::4 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::5 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::6 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::7 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::8 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::9 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::10 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::11 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::12 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::13 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::14 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::15 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::16 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::17 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::18 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::19 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::20 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::21 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::22 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::23 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::24 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::25 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::26 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::27 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::28 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::29 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::30 0 # What read queue length does an incoming req see
|
||||
system.physmem2.rdQLenPdf::31 0 # What read queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::0 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::1 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::2 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::3 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::4 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::5 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::6 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::7 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::8 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::9 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::10 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::11 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::12 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::13 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::14 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::15 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::16 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::17 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::18 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::19 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::20 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::21 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::22 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::23 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::24 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::25 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::26 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::27 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::28 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::29 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::30 0 # What write queue length does an incoming req see
|
||||
system.physmem2.wrQLenPdf::31 0 # What write queue length does an incoming req see
|
||||
system.physmem2.totQLat 0 # Total cycles spent in queuing delays
|
||||
system.physmem2.totMemAccLat 0 # Sum of mem lat for all requests
|
||||
system.physmem2.totBusLat 0 # Total cycles spent in databus access
|
||||
system.physmem2.totBankLat 0 # Total cycles spent in bank access
|
||||
system.physmem2.avgQLat nan # Average queueing delay per request
|
||||
system.physmem2.avgBankLat nan # Average bank access latency per request
|
||||
system.physmem2.avgBusLat nan # Average bus latency per request
|
||||
system.physmem2.avgMemAccLat nan # Average memory access latency
|
||||
system.physmem2.avgRdBW 0.00 # Average achieved read bandwidth in MB/s
|
||||
system.physmem2.avgWrBW 0.00 # Average achieved write bandwidth in MB/s
|
||||
system.physmem2.avgConsumedRdBW 0.00 # Average consumed read bandwidth in MB/s
|
||||
system.physmem2.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s
|
||||
system.physmem2.peakBW 12800.00 # Theoretical peak bandwidth in MB/s
|
||||
system.physmem2.busUtil 0.00 # Data bus utilization in percentage
|
||||
system.physmem2.avgRdQLen 0.00 # Average read queue length over time
|
||||
system.physmem2.avgWrQLen 0.00 # Average write queue length over time
|
||||
system.physmem2.readRowHits 0 # Number of row buffer hits during reads
|
||||
system.physmem2.writeRowHits 0 # Number of row buffer hits during writes
|
||||
system.physmem2.readRowHitRate nan # Row buffer hit rate for reads
|
||||
system.physmem2.writeRowHitRate nan # Row buffer hit rate for writes
|
||||
system.physmem2.avgGap nan # Average gap between requests
|
||||
system.nvram.bytes_read::cpu.data 284 # Number of bytes read from this memory
|
||||
system.nvram.bytes_read::total 284 # Number of bytes read from this memory
|
||||
system.nvram.bytes_written::cpu.data 92 # Number of bytes written to this memory
|
||||
system.nvram.bytes_written::total 92 # Number of bytes written to this memory
|
||||
system.nvram.num_reads::cpu.data 284 # Number of read requests responded to by this memory
|
||||
system.nvram.num_reads::total 284 # Number of read requests responded to by this memory
|
||||
system.nvram.num_writes::cpu.data 92 # Number of write requests responded to by this memory
|
||||
system.nvram.num_writes::total 92 # Number of write requests responded to by this memory
|
||||
system.nvram.bw_read::cpu.data 127 # Total read bandwidth from this memory (bytes/s)
|
||||
system.nvram.bw_read::total 127 # Total read bandwidth from this memory (bytes/s)
|
||||
system.nvram.bw_write::cpu.data 41 # Write bandwidth from this memory (bytes/s)
|
||||
system.nvram.bw_write::total 41 # Write bandwidth from this memory (bytes/s)
|
||||
system.nvram.bw_total::cpu.data 168 # Total bandwidth to/from this memory (bytes/s)
|
||||
system.nvram.bw_total::total 168 # Total bandwidth to/from this memory (bytes/s)
|
||||
system.cpu.numCycles 2233777513 # number of cpu cycles simulated
|
||||
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
|
||||
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
|
||||
|
|
|
|||
|
|
@ -528,9 +528,9 @@ egid=100
|
|||
env=
|
||||
errout=cerr
|
||||
euid=100
|
||||
executable=/projects/pd/randd/dist/cpu2000/binaries/arm/linux/parser
|
||||
executable=/dist/m5/cpu2000/binaries/arm/linux/parser
|
||||
gid=100
|
||||
input=/projects/pd/randd/dist/cpu2000/data/parser/mdred/input/parser.in
|
||||
input=/dist/m5/cpu2000/data/parser/mdred/input/parser.in
|
||||
max_stack_size=67108864
|
||||
output=cout
|
||||
pid=100
|
||||
|
|
@ -555,6 +555,7 @@ type=SimpleDRAM
|
|||
activation_limit=4
|
||||
addr_mapping=openmap
|
||||
banks_per_rank=8
|
||||
channels=1
|
||||
clock=1000
|
||||
conf_table_reported=false
|
||||
in_addr_map=true
|
||||
|
|
|
|||
|
|
@ -1,9 +1,9 @@
|
|||
gem5 Simulator System. http://gem5.org
|
||||
gem5 is copyrighted software; use the --copyright option for details.
|
||||
|
||||
gem5 compiled Feb 13 2013 11:38:19
|
||||
gem5 started Feb 13 2013 19:20:32
|
||||
gem5 executing on u200540-lin
|
||||
gem5 compiled Mar 3 2013 21:21:53
|
||||
gem5 started Mar 4 2013 00:58:30
|
||||
gem5 executing on zizzer
|
||||
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/20.parser/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/long/se/20.parser/arm/linux/o3-timing
|
||||
Global frequency set at 1000000000000 ticks per second
|
||||
info: Entering event queue @ 0. Starting simulation...
|
||||
|
|
@ -67,4 +67,4 @@ info: Increasing stack size by one page.
|
|||
about 2 million people attended
|
||||
the five best costumes got prizes
|
||||
No errors!
|
||||
Exiting @ tick 199938942500 because target called exit()
|
||||
Exiting @ tick 199930442500 because target called exit()
|
||||
|
|
|
|||
File diff suppressed because it is too large
Load diff
|
|
@ -511,6 +511,7 @@ type=CoherentBus
|
|||
block_size=64
|
||||
clock=500
|
||||
header_cycles=1
|
||||
system=system
|
||||
use_default_range=false
|
||||
width=32
|
||||
master=system.cpu.l2cache.cpu_side
|
||||
|
|
@ -527,7 +528,7 @@ egid=100
|
|||
env=
|
||||
errout=cerr
|
||||
euid=100
|
||||
executable=/scratch/nilay/GEM5/dist/m5/cpu2000/binaries/arm/linux/eon
|
||||
executable=/dist/m5/cpu2000/binaries/arm/linux/eon
|
||||
gid=100
|
||||
input=cin
|
||||
max_stack_size=67108864
|
||||
|
|
@ -543,6 +544,7 @@ type=CoherentBus
|
|||
block_size=64
|
||||
clock=1000
|
||||
header_cycles=1
|
||||
system=system
|
||||
use_default_range=false
|
||||
width=8
|
||||
master=system.physmem.port
|
||||
|
|
@ -550,25 +552,28 @@ slave=system.system_port system.cpu.l2cache.mem_side
|
|||
|
||||
[system.physmem]
|
||||
type=SimpleDRAM
|
||||
activation_limit=4
|
||||
addr_mapping=openmap
|
||||
banks_per_rank=8
|
||||
channels=1
|
||||
clock=1000
|
||||
conf_table_reported=false
|
||||
in_addr_map=true
|
||||
lines_per_rowbuffer=64
|
||||
mem_sched_policy=fcfs
|
||||
lines_per_rowbuffer=32
|
||||
mem_sched_policy=frfcfs
|
||||
null=false
|
||||
page_policy=open
|
||||
range=0:134217727
|
||||
ranks_per_channel=2
|
||||
read_buffer_size=32
|
||||
tBURST=4000
|
||||
tCL=14000
|
||||
tRCD=14000
|
||||
tBURST=5000
|
||||
tCL=13750
|
||||
tRCD=13750
|
||||
tREFI=7800000
|
||||
tRFC=300000
|
||||
tRP=14000
|
||||
tWTR=1000
|
||||
tRP=13750
|
||||
tWTR=7500
|
||||
tXAW=40000
|
||||
write_buffer_size=32
|
||||
write_thresh_perc=70
|
||||
zero=false
|
||||
|
|
|
|||
|
|
@ -1,4 +1,5 @@
|
|||
warn: Sockets disabled, not accepting gdb connections
|
||||
warn: CP14 unimplemented crn[15], opc1[7], crm[4], opc2[6]
|
||||
getting pixel output filename pixels_out.cook
|
||||
opening control file chair.control.cook
|
||||
opening camera file chair.camera
|
||||
|
|
|
|||
|
|
@ -1,11 +1,9 @@
|
|||
Redirecting stdout to build/ARM/tests/opt/long/se/30.eon/arm/linux/o3-timing/simout
|
||||
Redirecting stderr to build/ARM/tests/opt/long/se/30.eon/arm/linux/o3-timing/simerr
|
||||
gem5 Simulator System. http://gem5.org
|
||||
gem5 is copyrighted software; use the --copyright option for details.
|
||||
|
||||
gem5 compiled Jan 23 2013 19:43:25
|
||||
gem5 started Jan 23 2013 20:14:28
|
||||
gem5 executing on ribera.cs.wisc.edu
|
||||
gem5 compiled Mar 3 2013 21:21:53
|
||||
gem5 started Mar 4 2013 01:05:57
|
||||
gem5 executing on zizzer
|
||||
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/30.eon/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/long/se/30.eon/arm/linux/o3-timing
|
||||
Global frequency set at 1000000000000 ticks per second
|
||||
info: Entering event queue @ 0. Starting simulation...
|
||||
|
|
@ -15,4 +13,4 @@ info: Increasing stack size by one page.
|
|||
info: Increasing stack size by one page.
|
||||
info: Increasing stack size by one page.
|
||||
OO-style eon Time= 0.060000
|
||||
Exiting @ tick 68071881000 because target called exit()
|
||||
Exiting @ tick 68244180000 because target called exit()
|
||||
|
|
|
|||
File diff suppressed because it is too large
Load diff
|
|
@ -511,6 +511,7 @@ type=CoherentBus
|
|||
block_size=64
|
||||
clock=500
|
||||
header_cycles=1
|
||||
system=system
|
||||
use_default_range=false
|
||||
width=32
|
||||
master=system.cpu.l2cache.cpu_side
|
||||
|
|
@ -527,7 +528,7 @@ egid=100
|
|||
env=
|
||||
errout=cerr
|
||||
euid=100
|
||||
executable=/scratch/nilay/GEM5/dist/m5/cpu2000/binaries/arm/linux/perlbmk
|
||||
executable=/dist/m5/cpu2000/binaries/arm/linux/perlbmk
|
||||
gid=100
|
||||
input=cin
|
||||
max_stack_size=67108864
|
||||
|
|
@ -543,6 +544,7 @@ type=CoherentBus
|
|||
block_size=64
|
||||
clock=1000
|
||||
header_cycles=1
|
||||
system=system
|
||||
use_default_range=false
|
||||
width=8
|
||||
master=system.physmem.port
|
||||
|
|
@ -550,25 +552,28 @@ slave=system.system_port system.cpu.l2cache.mem_side
|
|||
|
||||
[system.physmem]
|
||||
type=SimpleDRAM
|
||||
activation_limit=4
|
||||
addr_mapping=openmap
|
||||
banks_per_rank=8
|
||||
channels=1
|
||||
clock=1000
|
||||
conf_table_reported=false
|
||||
in_addr_map=true
|
||||
lines_per_rowbuffer=64
|
||||
mem_sched_policy=fcfs
|
||||
lines_per_rowbuffer=32
|
||||
mem_sched_policy=frfcfs
|
||||
null=false
|
||||
page_policy=open
|
||||
range=0:134217727
|
||||
ranks_per_channel=2
|
||||
read_buffer_size=32
|
||||
tBURST=4000
|
||||
tCL=14000
|
||||
tRCD=14000
|
||||
tBURST=5000
|
||||
tCL=13750
|
||||
tRCD=13750
|
||||
tREFI=7800000
|
||||
tRFC=300000
|
||||
tRP=14000
|
||||
tWTR=1000
|
||||
tRP=13750
|
||||
tWTR=7500
|
||||
tXAW=40000
|
||||
write_buffer_size=32
|
||||
write_thresh_perc=70
|
||||
zero=false
|
||||
|
|
|
|||
|
|
@ -1,11 +1,9 @@
|
|||
Redirecting stdout to build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/o3-timing/simout
|
||||
Redirecting stderr to build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/o3-timing/simerr
|
||||
gem5 Simulator System. http://gem5.org
|
||||
gem5 is copyrighted software; use the --copyright option for details.
|
||||
|
||||
gem5 compiled Jan 23 2013 19:43:25
|
||||
gem5 started Jan 23 2013 20:27:21
|
||||
gem5 executing on ribera.cs.wisc.edu
|
||||
gem5 compiled Mar 3 2013 21:21:53
|
||||
gem5 started Mar 4 2013 01:12:21
|
||||
gem5 executing on zizzer
|
||||
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/o3-timing
|
||||
Global frequency set at 1000000000000 ticks per second
|
||||
info: Entering event queue @ 0. Starting simulation...
|
||||
|
|
@ -1387,4 +1385,4 @@ info: Increasing stack size by one page.
|
|||
2000: 760651391
|
||||
1000: 4031656975
|
||||
0: 2206428413
|
||||
Exiting @ tick 625047295000 because target called exit()
|
||||
Exiting @ tick 627439125000 because target called exit()
|
||||
|
|
|
|||
File diff suppressed because it is too large
Load diff
|
|
@ -511,6 +511,7 @@ type=CoherentBus
|
|||
block_size=64
|
||||
clock=500
|
||||
header_cycles=1
|
||||
system=system
|
||||
use_default_range=false
|
||||
width=32
|
||||
master=system.cpu.l2cache.cpu_side
|
||||
|
|
@ -527,7 +528,7 @@ egid=100
|
|||
env=
|
||||
errout=cerr
|
||||
euid=100
|
||||
executable=/scratch/nilay/GEM5/dist/m5/cpu2000/binaries/arm/linux/vortex
|
||||
executable=/dist/m5/cpu2000/binaries/arm/linux/vortex
|
||||
gid=100
|
||||
input=cin
|
||||
max_stack_size=67108864
|
||||
|
|
@ -543,6 +544,7 @@ type=CoherentBus
|
|||
block_size=64
|
||||
clock=1000
|
||||
header_cycles=1
|
||||
system=system
|
||||
use_default_range=false
|
||||
width=8
|
||||
master=system.physmem.port
|
||||
|
|
@ -550,25 +552,28 @@ slave=system.system_port system.cpu.l2cache.mem_side
|
|||
|
||||
[system.physmem]
|
||||
type=SimpleDRAM
|
||||
activation_limit=4
|
||||
addr_mapping=openmap
|
||||
banks_per_rank=8
|
||||
channels=1
|
||||
clock=1000
|
||||
conf_table_reported=false
|
||||
in_addr_map=true
|
||||
lines_per_rowbuffer=64
|
||||
mem_sched_policy=fcfs
|
||||
lines_per_rowbuffer=32
|
||||
mem_sched_policy=frfcfs
|
||||
null=false
|
||||
page_policy=open
|
||||
range=0:134217727
|
||||
ranks_per_channel=2
|
||||
read_buffer_size=32
|
||||
tBURST=4000
|
||||
tCL=14000
|
||||
tRCD=14000
|
||||
tBURST=5000
|
||||
tCL=13750
|
||||
tRCD=13750
|
||||
tREFI=7800000
|
||||
tRFC=300000
|
||||
tRP=14000
|
||||
tWTR=1000
|
||||
tRP=13750
|
||||
tWTR=7500
|
||||
tXAW=40000
|
||||
write_buffer_size=32
|
||||
write_thresh_perc=70
|
||||
zero=false
|
||||
|
|
|
|||
|
|
@ -1,2 +1,3 @@
|
|||
warn: Sockets disabled, not accepting gdb connections
|
||||
warn: CP14 unimplemented crn[15], opc1[7], crm[8], opc2[4]
|
||||
hack: be nice to actually delete the event here
|
||||
|
|
|
|||
|
|
@ -1,13 +1,11 @@
|
|||
Redirecting stdout to build/ARM/tests/opt/long/se/50.vortex/arm/linux/o3-timing/simout
|
||||
Redirecting stderr to build/ARM/tests/opt/long/se/50.vortex/arm/linux/o3-timing/simerr
|
||||
gem5 Simulator System. http://gem5.org
|
||||
gem5 is copyrighted software; use the --copyright option for details.
|
||||
|
||||
gem5 compiled Jan 23 2013 19:43:25
|
||||
gem5 started Jan 23 2013 20:59:12
|
||||
gem5 executing on ribera.cs.wisc.edu
|
||||
gem5 compiled Mar 3 2013 21:21:53
|
||||
gem5 started Mar 4 2013 01:35:26
|
||||
gem5 executing on zizzer
|
||||
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/50.vortex/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/long/se/50.vortex/arm/linux/o3-timing
|
||||
Global frequency set at 1000000000000 ticks per second
|
||||
info: Entering event queue @ 0. Starting simulation...
|
||||
info: Increasing stack size by one page.
|
||||
Exiting @ tick 26275145500 because target called exit()
|
||||
Exiting @ tick 25578307500 because target called exit()
|
||||
|
|
|
|||
File diff suppressed because it is too large
Load diff
|
|
@ -511,6 +511,7 @@ type=CoherentBus
|
|||
block_size=64
|
||||
clock=500
|
||||
header_cycles=1
|
||||
system=system
|
||||
use_default_range=false
|
||||
width=32
|
||||
master=system.cpu.l2cache.cpu_side
|
||||
|
|
@ -527,7 +528,7 @@ egid=100
|
|||
env=
|
||||
errout=cerr
|
||||
euid=100
|
||||
executable=/scratch/nilay/GEM5/dist/m5/cpu2000/binaries/arm/linux/bzip2
|
||||
executable=/dist/m5/cpu2000/binaries/arm/linux/bzip2
|
||||
gid=100
|
||||
input=cin
|
||||
max_stack_size=67108864
|
||||
|
|
@ -543,6 +544,7 @@ type=CoherentBus
|
|||
block_size=64
|
||||
clock=1000
|
||||
header_cycles=1
|
||||
system=system
|
||||
use_default_range=false
|
||||
width=8
|
||||
master=system.physmem.port
|
||||
|
|
@ -550,25 +552,28 @@ slave=system.system_port system.cpu.l2cache.mem_side
|
|||
|
||||
[system.physmem]
|
||||
type=SimpleDRAM
|
||||
activation_limit=4
|
||||
addr_mapping=openmap
|
||||
banks_per_rank=8
|
||||
channels=1
|
||||
clock=1000
|
||||
conf_table_reported=false
|
||||
in_addr_map=true
|
||||
lines_per_rowbuffer=64
|
||||
mem_sched_policy=fcfs
|
||||
lines_per_rowbuffer=32
|
||||
mem_sched_policy=frfcfs
|
||||
null=false
|
||||
page_policy=open
|
||||
range=0:134217727
|
||||
ranks_per_channel=2
|
||||
read_buffer_size=32
|
||||
tBURST=4000
|
||||
tCL=14000
|
||||
tRCD=14000
|
||||
tBURST=5000
|
||||
tCL=13750
|
||||
tRCD=13750
|
||||
tREFI=7800000
|
||||
tRFC=300000
|
||||
tRP=14000
|
||||
tWTR=1000
|
||||
tRP=13750
|
||||
tWTR=7500
|
||||
tXAW=40000
|
||||
write_buffer_size=32
|
||||
write_thresh_perc=70
|
||||
zero=false
|
||||
|
|
|
|||
|
|
@ -1,11 +1,9 @@
|
|||
Redirecting stdout to build/ARM/tests/opt/long/se/60.bzip2/arm/linux/o3-timing/simout
|
||||
Redirecting stderr to build/ARM/tests/opt/long/se/60.bzip2/arm/linux/o3-timing/simerr
|
||||
gem5 Simulator System. http://gem5.org
|
||||
gem5 is copyrighted software; use the --copyright option for details.
|
||||
|
||||
gem5 compiled Jan 23 2013 19:43:25
|
||||
gem5 started Jan 23 2013 21:12:52
|
||||
gem5 executing on ribera.cs.wisc.edu
|
||||
gem5 compiled Mar 3 2013 21:21:53
|
||||
gem5 started Mar 4 2013 01:41:28
|
||||
gem5 executing on zizzer
|
||||
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/60.bzip2/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/long/se/60.bzip2/arm/linux/o3-timing
|
||||
Global frequency set at 1000000000000 ticks per second
|
||||
info: Entering event queue @ 0. Starting simulation...
|
||||
|
|
@ -26,4 +24,4 @@ Uncompressing Data
|
|||
Uncompressed data 1048576 bytes in length
|
||||
Uncompressed data compared correctly
|
||||
Tested 1MB buffer: OK!
|
||||
Exiting @ tick 506353996500 because target called exit()
|
||||
Exiting @ tick 517371024000 because target called exit()
|
||||
|
|
|
|||
|
|
@ -4,11 +4,11 @@ sim_seconds 0.517371 # Nu
|
|||
sim_ticks 517371024000 # Number of ticks simulated
|
||||
final_tick 517371024000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
|
||||
sim_freq 1000000000000 # Frequency of simulated ticks
|
||||
host_inst_rate 170437 # Simulator instruction rate (inst/s)
|
||||
host_op_rate 190135 # Simulator op (including micro ops) rate (op/s)
|
||||
host_tick_rate 57090080 # Simulator tick rate (ticks/s)
|
||||
host_mem_usage 485276 # Number of bytes of host memory used
|
||||
host_seconds 9062.36 # Real time elapsed on the host
|
||||
host_inst_rate 139447 # Simulator instruction rate (inst/s)
|
||||
host_op_rate 155563 # Simulator op (including micro ops) rate (op/s)
|
||||
host_tick_rate 46709499 # Simulator tick rate (ticks/s)
|
||||
host_mem_usage 485516 # Number of bytes of host memory used
|
||||
host_seconds 11076.36 # Real time elapsed on the host
|
||||
sim_insts 1544563023 # Number of instructions simulated
|
||||
sim_ops 1723073835 # Number of ops (including micro ops) simulated
|
||||
system.physmem.bytes_read::cpu.inst 48064 # Number of bytes read from this memory
|
||||
|
|
@ -177,13 +177,13 @@ system.physmem.writeRowHits 271156 # Nu
|
|||
system.physmem.readRowHitRate 36.86 # Row buffer hit rate for reads
|
||||
system.physmem.writeRowHitRate 24.63 # Row buffer hit rate for writes
|
||||
system.physmem.avgGap 154562.37 # Average gap between requests
|
||||
system.cpu.branchPred.lookups 303290886 # Number of BP lookups
|
||||
system.cpu.branchPred.lookups 303290873 # Number of BP lookups
|
||||
system.cpu.branchPred.condPredicted 249488582 # Number of conditional branches predicted
|
||||
system.cpu.branchPred.condIncorrect 15222231 # Number of conditional branches incorrect
|
||||
system.cpu.branchPred.BTBLookups 174596646 # Number of BTB lookups
|
||||
system.cpu.branchPred.BTBLookups 174596633 # Number of BTB lookups
|
||||
system.cpu.branchPred.BTBHits 161469311 # Number of BTB hits
|
||||
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
|
||||
system.cpu.branchPred.BTBHitPct 92.481336 # BTB Hit Percentage
|
||||
system.cpu.branchPred.BTBHitPct 92.481343 # BTB Hit Percentage
|
||||
system.cpu.branchPred.usedRAS 17557313 # Number of times the RAS was used to get a target.
|
||||
system.cpu.branchPred.RASInCorrect 202 # Number of incorrect RAS predictions.
|
||||
system.cpu.dtb.inst_hits 0 # ITB inst hits
|
||||
|
|
@ -234,7 +234,7 @@ system.cpu.numWorkItemsStarted 0 # nu
|
|||
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
|
||||
system.cpu.fetch.icacheStallCycles 298209547 # Number of cycles fetch is stalled on an Icache miss
|
||||
system.cpu.fetch.Insts 2186343540 # Number of instructions fetch has processed
|
||||
system.cpu.fetch.Branches 303290886 # Number of branches that fetch encountered
|
||||
system.cpu.fetch.Branches 303290873 # Number of branches that fetch encountered
|
||||
system.cpu.fetch.predictedBranches 179026624 # Number of branches that fetch has predicted taken
|
||||
system.cpu.fetch.Cycles 435120674 # Number of cycles fetch has run and was not squashing or blocked
|
||||
system.cpu.fetch.SquashCycles 87852250 # Number of cycles fetch has spent squashing
|
||||
|
|
@ -430,7 +430,7 @@ system.cpu.iew.iewExecSquashedInsts 29996171 # Nu
|
|||
system.cpu.iew.exec_swp 0 # number of swp insts executed
|
||||
system.cpu.iew.exec_nop 130 # number of nop insts executed
|
||||
system.cpu.iew.exec_refs 764045166 # number of memory reference insts executed
|
||||
system.cpu.iew.exec_branches 238330381 # Number of branches executed
|
||||
system.cpu.iew.exec_branches 238330373 # Number of branches executed
|
||||
system.cpu.iew.exec_stores 190143920 # Number of stores executed
|
||||
system.cpu.iew.exec_rate 1.921365 # Inst execution rate
|
||||
system.cpu.iew.wb_sent 1965882705 # cumulative count of insts sent to commit
|
||||
|
|
|
|||
Loading…
Reference in a new issue