ARM: Implement the VMSR instruction.
This commit is contained in:
parent
0ff71c7c34
commit
06008c54eb
2 changed files with 55 additions and 0 deletions
52
src/arch/arm/isa/insts/fp.isa
Normal file
52
src/arch/arm/isa/insts/fp.isa
Normal file
|
@ -0,0 +1,52 @@
|
||||||
|
// -*- mode:c++ -*-
|
||||||
|
|
||||||
|
// Copyright (c) 2010 ARM Limited
|
||||||
|
// All rights reserved
|
||||||
|
//
|
||||||
|
// The license below extends only to copyright in the software and shall
|
||||||
|
// not be construed as granting a license to any other intellectual
|
||||||
|
// property including but not limited to intellectual property relating
|
||||||
|
// to a hardware implementation of the functionality of the software
|
||||||
|
// licensed hereunder. You may use the software subject to the license
|
||||||
|
// terms below provided that you ensure that this notice is replicated
|
||||||
|
// unmodified and in its entirety in all distributions of the software,
|
||||||
|
// modified or unmodified, in source code or in binary form.
|
||||||
|
//
|
||||||
|
// Redistribution and use in source and binary forms, with or without
|
||||||
|
// modification, are permitted provided that the following conditions are
|
||||||
|
// met: redistributions of source code must retain the above copyright
|
||||||
|
// notice, this list of conditions and the following disclaimer;
|
||||||
|
// redistributions in binary form must reproduce the above copyright
|
||||||
|
// notice, this list of conditions and the following disclaimer in the
|
||||||
|
// documentation and/or other materials provided with the distribution;
|
||||||
|
// neither the name of the copyright holders nor the names of its
|
||||||
|
// contributors may be used to endorse or promote products derived from
|
||||||
|
// this software without specific prior written permission.
|
||||||
|
//
|
||||||
|
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
||||||
|
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
||||||
|
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
||||||
|
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
||||||
|
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
||||||
|
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
||||||
|
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
||||||
|
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
||||||
|
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
||||||
|
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
||||||
|
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||||||
|
//
|
||||||
|
// Authors: Gabe Black
|
||||||
|
|
||||||
|
let {{
|
||||||
|
|
||||||
|
header_output = ""
|
||||||
|
decoder_output = ""
|
||||||
|
exec_output = ""
|
||||||
|
|
||||||
|
vmsrIop = InstObjParams("vmsr", "Vmsr", "RegRegOp",
|
||||||
|
{ "code": "MiscDest = Op1;",
|
||||||
|
"predicate_test": predicateTest }, [])
|
||||||
|
header_output += RegRegOpDeclare.subst(vmsrIop);
|
||||||
|
decoder_output += RegRegOpConstructor.subst(vmsrIop);
|
||||||
|
exec_output += PredOpExecute.subst(vmsrIop);
|
||||||
|
}};
|
|
@ -69,3 +69,6 @@
|
||||||
|
|
||||||
//Divide
|
//Divide
|
||||||
##include "div.isa"
|
##include "div.isa"
|
||||||
|
|
||||||
|
//FP (VFP and Neon)
|
||||||
|
##include "fp.isa"
|
||||||
|
|
Loading…
Reference in a new issue