sanchayanmaity/gem5
1
0
Fork 0
Code Issues Pull requests Packages Projects Releases Wiki Activity

X86: Make shift instructions set some of the flags they're supposed to.

Browse source 
The flag mechanism for microops needs to be fleshd out a little more to allow
for custom flag calculation methods for certain microops. Shift is an example
where the rules for calculating OF and CF are unique.

--HG--
extra : convert_revision : 91981a00c1efd05db702fffa9cea51f912583013
This commit is contained in:
Gabe Black 2007-08-26 20:35:48 -07:00
parent 9b49a78cfd
commit 00d9036c62
1 changed files with 27 additions and 27 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

54
src/arch/x86/isa/insts/rotate_and_shift/shift.py
View file

@ -56,13 +56,13 @@
microcode = '''
def macroop SAL_R_I
{
slli reg, reg, imm
slli reg, reg, imm, flags=(SF,ZF,PF)
};
def macroop SAL_M_I
{
ld t1, seg, sib, disp
slli t1, t1, imm
slli t1, t1, imm, flags=(SF,ZF,PF)
st t1, seg, sib, disp
};
@ -70,19 +70,19 @@ def macroop SAL_P_I
{
rdip t7
ld t1, seg, riprel, disp
slli t1, t1, imm
slli t1, t1, imm, flags=(SF,ZF,PF)
st t1, seg, riprel, disp
};
def macroop SAL_1_R
{
slli reg, reg, 1
slli reg, reg, 1, flags=(SF,ZF,PF)
};
def macroop SAL_1_M
{
ld t1, seg, sib, disp
slli t1, t1, 1
slli t1, t1, 1, flags=(SF,ZF,PF)
st t1, seg, sib, disp
};
@ -90,19 +90,19 @@ def macroop SAL_1_P
{
rdip t7
ld t1, seg, riprel, disp
slli t1, t1, 1
slli t1, t1, 1, flags=(SF,ZF,PF)
st t1, seg, riprel, disp
};
def macroop SAL_R_R
{
sll reg, reg, regm
sll reg, reg, regm, flags=(SF,ZF,PF)
};
def macroop SAL_M_R
{
ld t1, seg, sib, disp
sll t1, t1, reg
sll t1, t1, reg, flags=(SF,ZF,PF)
st t1, seg, sib, disp
};
@ -110,19 +110,19 @@ def macroop SAL_P_R
{
rdip t7
ld t1, seg, riprel, disp
sll t1, t1, reg
sll t1, t1, reg, flags=(SF,ZF,PF)
st t1, seg, riprel, disp
};
def macroop SHR_R_I
{
srli reg, reg, imm
srli reg, reg, imm, flags=(SF,ZF,PF)
};
def macroop SHR_M_I
{
ld t1, seg, sib, disp
srli t1, t1, imm
srli t1, t1, imm, flags=(SF,ZF,PF)
st t1, seg, sib, disp
};
@ -130,19 +130,19 @@ def macroop SHR_P_I
{
rdip t7
ld t1, seg, riprel, disp
srli t1, t1, imm
srli t1, t1, imm, flags=(SF,ZF,PF)
st t1, seg, riprel, disp
};
def macroop SHR_1_R
{
srli reg, reg, 1
srli reg, reg, 1, flags=(SF,ZF,PF)
};
def macroop SHR_1_M
{
ld t1, seg, sib, disp
srli t1, t1, 1
srli t1, t1, 1, flags=(SF,ZF,PF)
st t1, seg, sib, disp
};
@ -150,19 +150,19 @@ def macroop SHR_1_P
{
rdip t7
ld t1, seg, riprel, disp
srli t1, t1, 1
srli t1, t1, 1, flags=(SF,ZF,PF)
st t1, seg, riprel, disp
};
def macroop SHR_R_R
{
srl reg, reg, regm
srl reg, reg, regm, flags=(SF,ZF,PF)
};
def macroop SHR_M_R
{
ld t1, seg, sib, disp
srl t1, t1, reg
srl t1, t1, reg, flags=(SF,ZF,PF)
st t1, seg, sib, disp
};
@ -170,19 +170,19 @@ def macroop SHR_P_R
{
rdip t7
ld t1, seg, riprel, disp
srl t1, t1, reg
srl t1, t1, reg, flags=(SF,ZF,PF)
st t1, seg, riprel, disp
};
def macroop SAR_R_I
{
srai reg, reg, imm
srai reg, reg, imm, flags=(SF,ZF,PF)
};
def macroop SAR_M_I
{
ld t1, seg, sib, disp
srai t1, t1, imm
srai t1, t1, imm, flags=(SF,ZF,PF)
st t1, seg, sib, disp
};
@ -190,19 +190,19 @@ def macroop SAR_P_I
{
rdip t7
ld t1, seg, riprel, disp
srai t1, t1, imm
srai t1, t1, imm, flags=(SF,ZF,PF)
st t1, seg, riprel, disp
};
def macroop SAR_1_R
{
srai reg, reg, 1
srai reg, reg, 1, flags=(SF,ZF,PF)
};
def macroop SAR_1_M
{
ld t1, seg, sib, disp
srai t1, t1, 1
srai t1, t1, 1, flags=(SF,ZF,PF)
st t1, seg, sib, disp
};
@ -210,19 +210,19 @@ def macroop SAR_1_P
{
rdip t7
ld t1, seg, riprel, disp
srai t1, t1, 1
srai t1, t1, 1, flags=(SF,ZF,PF)
st t1, seg, riprel, disp
};
def macroop SAR_R_R
{
sra reg, reg, regm
sra reg, reg, regm, flags=(SF,ZF,PF)
};
def macroop SAR_M_R
{
ld t1, seg, sib, disp
sra t1, t1, reg
sra t1, t1, reg, flags=(SF,ZF,PF)
st t1, seg, sib, disp
};
@ -230,7 +230,7 @@ def macroop SAR_P_R
{
rdip t7
ld t1, seg, riprel, disp
sra t1, t1, reg
sra t1, t1, reg, flags=(SF,ZF,PF)
st t1, seg, riprel, disp
};
'''