400 lines
44 KiB
Text
400 lines
44 KiB
Text
|
|
||
|
|
---------- Begin Simulation Statistics ----------
|
||
|
|
host_inst_rate 1902681 # Simulator instruction rate (inst/s)
|
||
|
|
host_mem_usage 378772 # Number of bytes of host memory used
|
||
|
|
host_seconds 26.70 # Real time elapsed on the host
|
||
|
|
host_tick_rate 964308738 # Simulator tick rate (ticks/s)
|
||
|
|
sim_freq 1000000000000 # Frequency of simulated ticks
|
||
|
|
sim_insts 50805202 # Number of instructions simulated
|
||
|
|
sim_seconds 0.025749 # Number of seconds simulated
|
||
|
|
sim_ticks 25749159000 # Number of ticks simulated
|
||
|
|
system.cpu.dcache.LoadLockedReq_accesses::0 96510 # number of LoadLockedReq accesses(hits+misses)
|
||
|
|
system.cpu.dcache.LoadLockedReq_accesses::total 96510 # number of LoadLockedReq accesses(hits+misses)
|
||
|
|
system.cpu.dcache.LoadLockedReq_hits::0 91456 # number of LoadLockedReq hits
|
||
|
|
system.cpu.dcache.LoadLockedReq_hits::total 91456 # number of LoadLockedReq hits
|
||
|
|
system.cpu.dcache.LoadLockedReq_miss_rate::0 0.052368 # miss rate for LoadLockedReq accesses
|
||
|
|
system.cpu.dcache.LoadLockedReq_misses::0 5054 # number of LoadLockedReq misses
|
||
|
|
system.cpu.dcache.LoadLockedReq_misses::total 5054 # number of LoadLockedReq misses
|
||
|
|
system.cpu.dcache.ReadReq_accesses::0 7686910 # number of ReadReq accesses(hits+misses)
|
||
|
|
system.cpu.dcache.ReadReq_accesses::total 7686910 # number of ReadReq accesses(hits+misses)
|
||
|
|
system.cpu.dcache.ReadReq_hits::0 7455461 # number of ReadReq hits
|
||
|
|
system.cpu.dcache.ReadReq_hits::total 7455461 # number of ReadReq hits
|
||
|
|
system.cpu.dcache.ReadReq_miss_rate::0 0.030109 # miss rate for ReadReq accesses
|
||
|
|
system.cpu.dcache.ReadReq_misses::0 231449 # number of ReadReq misses
|
||
|
|
system.cpu.dcache.ReadReq_misses::total 231449 # number of ReadReq misses
|
||
|
|
system.cpu.dcache.StoreCondReq_accesses::0 96509 # number of StoreCondReq accesses(hits+misses)
|
||
|
|
system.cpu.dcache.StoreCondReq_accesses::total 96509 # number of StoreCondReq accesses(hits+misses)
|
||
|
|
system.cpu.dcache.StoreCondReq_hits::0 96509 # number of StoreCondReq hits
|
||
|
|
system.cpu.dcache.StoreCondReq_hits::total 96509 # number of StoreCondReq hits
|
||
|
|
system.cpu.dcache.WriteReq_accesses::0 6583516 # number of WriteReq accesses(hits+misses)
|
||
|
|
system.cpu.dcache.WriteReq_accesses::total 6583516 # number of WriteReq accesses(hits+misses)
|
||
|
|
system.cpu.dcache.WriteReq_hits::0 6409119 # number of WriteReq hits
|
||
|
|
system.cpu.dcache.WriteReq_hits::total 6409119 # number of WriteReq hits
|
||
|
|
system.cpu.dcache.WriteReq_miss_rate::0 0.026490 # miss rate for WriteReq accesses
|
||
|
|
system.cpu.dcache.WriteReq_misses::0 174397 # number of WriteReq misses
|
||
|
|
system.cpu.dcache.WriteReq_misses::total 174397 # number of WriteReq misses
|
||
|
|
system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
|
||
|
|
system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
|
||
|
|
system.cpu.dcache.avg_refs 34.349377 # Average number of references to valid blocks.
|
||
|
|
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
|
||
|
|
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
|
||
|
|
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
||
|
|
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
||
|
|
system.cpu.dcache.cache_copies 0 # number of cache copies performed
|
||
|
|
system.cpu.dcache.demand_accesses::0 14270426 # number of demand (read+write) accesses
|
||
|
|
system.cpu.dcache.demand_accesses::1 0 # number of demand (read+write) accesses
|
||
|
|
system.cpu.dcache.demand_accesses::total 14270426 # number of demand (read+write) accesses
|
||
|
|
system.cpu.dcache.demand_avg_miss_latency::0 0 # average overall miss latency
|
||
|
|
system.cpu.dcache.demand_avg_miss_latency::1 no_value # average overall miss latency
|
||
|
|
system.cpu.dcache.demand_avg_miss_latency::total no_value # average overall miss latency
|
||
|
|
system.cpu.dcache.demand_avg_mshr_miss_latency no_value # average overall mshr miss latency
|
||
|
|
system.cpu.dcache.demand_hits::0 13864580 # number of demand (read+write) hits
|
||
|
|
system.cpu.dcache.demand_hits::1 0 # number of demand (read+write) hits
|
||
|
|
system.cpu.dcache.demand_hits::total 13864580 # number of demand (read+write) hits
|
||
|
|
system.cpu.dcache.demand_miss_latency 0 # number of demand (read+write) miss cycles
|
||
|
|
system.cpu.dcache.demand_miss_rate::0 0.028440 # miss rate for demand accesses
|
||
|
|
system.cpu.dcache.demand_miss_rate::1 no_value # miss rate for demand accesses
|
||
|
|
system.cpu.dcache.demand_miss_rate::total no_value # miss rate for demand accesses
|
||
|
|
system.cpu.dcache.demand_misses::0 405846 # number of demand (read+write) misses
|
||
|
|
system.cpu.dcache.demand_misses::1 0 # number of demand (read+write) misses
|
||
|
|
system.cpu.dcache.demand_misses::total 405846 # number of demand (read+write) misses
|
||
|
|
system.cpu.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
||
|
|
system.cpu.dcache.demand_mshr_miss_latency 0 # number of demand (read+write) MSHR miss cycles
|
||
|
|
system.cpu.dcache.demand_mshr_miss_rate::0 0 # mshr miss rate for demand accesses
|
||
|
|
system.cpu.dcache.demand_mshr_miss_rate::1 no_value # mshr miss rate for demand accesses
|
||
|
|
system.cpu.dcache.demand_mshr_miss_rate::total no_value # mshr miss rate for demand accesses
|
||
|
|
system.cpu.dcache.demand_mshr_misses 0 # number of demand (read+write) MSHR misses
|
||
|
|
system.cpu.dcache.fast_writes 0 # number of fast writes performed
|
||
|
|
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
|
||
|
|
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
|
||
|
|
system.cpu.dcache.occ_%::0 0.999474 # Average percentage of cache occupancy
|
||
|
|
system.cpu.dcache.occ_blocks::0 511.730497 # Average occupied blocks per context
|
||
|
|
system.cpu.dcache.overall_accesses::0 14270426 # number of overall (read+write) accesses
|
||
|
|
system.cpu.dcache.overall_accesses::1 0 # number of overall (read+write) accesses
|
||
|
|
system.cpu.dcache.overall_accesses::total 14270426 # number of overall (read+write) accesses
|
||
|
|
system.cpu.dcache.overall_avg_miss_latency::0 0 # average overall miss latency
|
||
|
|
system.cpu.dcache.overall_avg_miss_latency::1 no_value # average overall miss latency
|
||
|
|
system.cpu.dcache.overall_avg_miss_latency::total no_value # average overall miss latency
|
||
|
|
system.cpu.dcache.overall_avg_mshr_miss_latency no_value # average overall mshr miss latency
|
||
|
|
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
|
||
|
|
system.cpu.dcache.overall_hits::0 13864580 # number of overall hits
|
||
|
|
system.cpu.dcache.overall_hits::1 0 # number of overall hits
|
||
|
|
system.cpu.dcache.overall_hits::total 13864580 # number of overall hits
|
||
|
|
system.cpu.dcache.overall_miss_latency 0 # number of overall miss cycles
|
||
|
|
system.cpu.dcache.overall_miss_rate::0 0.028440 # miss rate for overall accesses
|
||
|
|
system.cpu.dcache.overall_miss_rate::1 no_value # miss rate for overall accesses
|
||
|
|
system.cpu.dcache.overall_miss_rate::total no_value # miss rate for overall accesses
|
||
|
|
system.cpu.dcache.overall_misses::0 405846 # number of overall misses
|
||
|
|
system.cpu.dcache.overall_misses::1 0 # number of overall misses
|
||
|
|
system.cpu.dcache.overall_misses::total 405846 # number of overall misses
|
||
|
|
system.cpu.dcache.overall_mshr_hits 0 # number of overall MSHR hits
|
||
|
|
system.cpu.dcache.overall_mshr_miss_latency 0 # number of overall MSHR miss cycles
|
||
|
|
system.cpu.dcache.overall_mshr_miss_rate::0 0 # mshr miss rate for overall accesses
|
||
|
|
system.cpu.dcache.overall_mshr_miss_rate::1 no_value # mshr miss rate for overall accesses
|
||
|
|
system.cpu.dcache.overall_mshr_miss_rate::total no_value # mshr miss rate for overall accesses
|
||
|
|
system.cpu.dcache.overall_mshr_misses 0 # number of overall MSHR misses
|
||
|
|
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
||
|
|
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
||
|
|
system.cpu.dcache.replacements 408645 # number of replacements
|
||
|
|
system.cpu.dcache.sampled_refs 409157 # Sample count of references to valid blocks.
|
||
|
|
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
||
|
|
system.cpu.dcache.tagsinuse 511.730497 # Cycle average of tags in use
|
||
|
|
system.cpu.dcache.total_refs 14054288 # Total number of references to valid blocks.
|
||
|
|
system.cpu.dcache.warmup_cycle 21760000 # Cycle when the warmup percentage was hit.
|
||
|
|
system.cpu.dcache.writebacks 380684 # number of writebacks
|
||
|
|
system.cpu.dtb.accesses 15287038 # DTB accesses
|
||
|
|
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
|
||
|
|
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
|
||
|
|
system.cpu.dtb.flush_entries 2258 # Number of entries that have been flushed from TLB
|
||
|
|
system.cpu.dtb.flush_tlb 2 # Number of times complete TLB was flushed
|
||
|
|
system.cpu.dtb.flush_tlb_asid 40 # Number of times TLB was flushed by ASID
|
||
|
|
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
|
||
|
|
system.cpu.dtb.flush_tlb_mva_asid 33670 # Number of times TLB was flushed by MVA & ASID
|
||
|
|
system.cpu.dtb.hits 15281544 # DTB hits
|
||
|
|
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
|
||
|
|
system.cpu.dtb.inst_hits 0 # ITB inst hits
|
||
|
|
system.cpu.dtb.inst_misses 0 # ITB inst misses
|
||
|
|
system.cpu.dtb.misses 5494 # DTB misses
|
||
|
|
system.cpu.dtb.perms_faults 255 # Number of TLB faults due to permissions restrictions
|
||
|
|
system.cpu.dtb.prefetch_faults 771 # Number of TLB faults due to prefetch
|
||
|
|
system.cpu.dtb.read_accesses 8595265 # DTB read accesses
|
||
|
|
system.cpu.dtb.read_hits 8590763 # DTB read hits
|
||
|
|
system.cpu.dtb.read_misses 4502 # DTB read misses
|
||
|
|
system.cpu.dtb.write_accesses 6691773 # DTB write accesses
|
||
|
|
system.cpu.dtb.write_hits 6690781 # DTB write hits
|
||
|
|
system.cpu.dtb.write_misses 992 # DTB write misses
|
||
|
|
system.cpu.icache.ReadReq_accesses::0 41062986 # number of ReadReq accesses(hits+misses)
|
||
|
|
system.cpu.icache.ReadReq_accesses::total 41062986 # number of ReadReq accesses(hits+misses)
|
||
|
|
system.cpu.icache.ReadReq_hits::0 40634897 # number of ReadReq hits
|
||
|
|
system.cpu.icache.ReadReq_hits::total 40634897 # number of ReadReq hits
|
||
|
|
system.cpu.icache.ReadReq_miss_rate::0 0.010425 # miss rate for ReadReq accesses
|
||
|
|
system.cpu.icache.ReadReq_misses::0 428089 # number of ReadReq misses
|
||
|
|
system.cpu.icache.ReadReq_misses::total 428089 # number of ReadReq misses
|
||
|
|
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
|
||
|
|
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
|
||
|
|
system.cpu.icache.avg_refs 94.921831 # Average number of references to valid blocks.
|
||
|
|
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
|
||
|
|
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
|
||
|
|
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
||
|
|
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
||
|
|
system.cpu.icache.cache_copies 0 # number of cache copies performed
|
||
|
|
system.cpu.icache.demand_accesses::0 41062986 # number of demand (read+write) accesses
|
||
|
|
system.cpu.icache.demand_accesses::1 0 # number of demand (read+write) accesses
|
||
|
|
system.cpu.icache.demand_accesses::total 41062986 # number of demand (read+write) accesses
|
||
|
|
system.cpu.icache.demand_avg_miss_latency::0 0 # average overall miss latency
|
||
|
|
system.cpu.icache.demand_avg_miss_latency::1 no_value # average overall miss latency
|
||
|
|
system.cpu.icache.demand_avg_miss_latency::total no_value # average overall miss latency
|
||
|
|
system.cpu.icache.demand_avg_mshr_miss_latency no_value # average overall mshr miss latency
|
||
|
|
system.cpu.icache.demand_hits::0 40634897 # number of demand (read+write) hits
|
||
|
|
system.cpu.icache.demand_hits::1 0 # number of demand (read+write) hits
|
||
|
|
system.cpu.icache.demand_hits::total 40634897 # number of demand (read+write) hits
|
||
|
|
system.cpu.icache.demand_miss_latency 0 # number of demand (read+write) miss cycles
|
||
|
|
system.cpu.icache.demand_miss_rate::0 0.010425 # miss rate for demand accesses
|
||
|
|
system.cpu.icache.demand_miss_rate::1 no_value # miss rate for demand accesses
|
||
|
|
system.cpu.icache.demand_miss_rate::total no_value # miss rate for demand accesses
|
||
|
|
system.cpu.icache.demand_misses::0 428089 # number of demand (read+write) misses
|
||
|
|
system.cpu.icache.demand_misses::1 0 # number of demand (read+write) misses
|
||
|
|
system.cpu.icache.demand_misses::total 428089 # number of demand (read+write) misses
|
||
|
|
system.cpu.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
||
|
|
system.cpu.icache.demand_mshr_miss_latency 0 # number of demand (read+write) MSHR miss cycles
|
||
|
|
system.cpu.icache.demand_mshr_miss_rate::0 0 # mshr miss rate for demand accesses
|
||
|
|
system.cpu.icache.demand_mshr_miss_rate::1 no_value # mshr miss rate for demand accesses
|
||
|
|
system.cpu.icache.demand_mshr_miss_rate::total no_value # mshr miss rate for demand accesses
|
||
|
|
system.cpu.icache.demand_mshr_misses 0 # number of demand (read+write) MSHR misses
|
||
|
|
system.cpu.icache.fast_writes 0 # number of fast writes performed
|
||
|
|
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
|
||
|
|
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
|
||
|
|
system.cpu.icache.occ_%::0 0.928964 # Average percentage of cache occupancy
|
||
|
|
system.cpu.icache.occ_blocks::0 475.629536 # Average occupied blocks per context
|
||
|
|
system.cpu.icache.overall_accesses::0 41062986 # number of overall (read+write) accesses
|
||
|
|
system.cpu.icache.overall_accesses::1 0 # number of overall (read+write) accesses
|
||
|
|
system.cpu.icache.overall_accesses::total 41062986 # number of overall (read+write) accesses
|
||
|
|
system.cpu.icache.overall_avg_miss_latency::0 0 # average overall miss latency
|
||
|
|
system.cpu.icache.overall_avg_miss_latency::1 no_value # average overall miss latency
|
||
|
|
system.cpu.icache.overall_avg_miss_latency::total no_value # average overall miss latency
|
||
|
|
system.cpu.icache.overall_avg_mshr_miss_latency no_value # average overall mshr miss latency
|
||
|
|
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
|
||
|
|
system.cpu.icache.overall_hits::0 40634897 # number of overall hits
|
||
|
|
system.cpu.icache.overall_hits::1 0 # number of overall hits
|
||
|
|
system.cpu.icache.overall_hits::total 40634897 # number of overall hits
|
||
|
|
system.cpu.icache.overall_miss_latency 0 # number of overall miss cycles
|
||
|
|
system.cpu.icache.overall_miss_rate::0 0.010425 # miss rate for overall accesses
|
||
|
|
system.cpu.icache.overall_miss_rate::1 no_value # miss rate for overall accesses
|
||
|
|
system.cpu.icache.overall_miss_rate::total no_value # miss rate for overall accesses
|
||
|
|
system.cpu.icache.overall_misses::0 428089 # number of overall misses
|
||
|
|
system.cpu.icache.overall_misses::1 0 # number of overall misses
|
||
|
|
system.cpu.icache.overall_misses::total 428089 # number of overall misses
|
||
|
|
system.cpu.icache.overall_mshr_hits 0 # number of overall MSHR hits
|
||
|
|
system.cpu.icache.overall_mshr_miss_latency 0 # number of overall MSHR miss cycles
|
||
|
|
system.cpu.icache.overall_mshr_miss_rate::0 0 # mshr miss rate for overall accesses
|
||
|
|
system.cpu.icache.overall_mshr_miss_rate::1 no_value # mshr miss rate for overall accesses
|
||
|
|
system.cpu.icache.overall_mshr_miss_rate::total no_value # mshr miss rate for overall accesses
|
||
|
|
system.cpu.icache.overall_mshr_misses 0 # number of overall MSHR misses
|
||
|
|
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
||
|
|
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
||
|
|
system.cpu.icache.replacements 427576 # number of replacements
|
||
|
|
system.cpu.icache.sampled_refs 428088 # Sample count of references to valid blocks.
|
||
|
|
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
||
|
|
system.cpu.icache.tagsinuse 475.629536 # Cycle average of tags in use
|
||
|
|
system.cpu.icache.total_refs 40634897 # Total number of references to valid blocks.
|
||
|
|
system.cpu.icache.warmup_cycle 4544230000 # Cycle when the warmup percentage was hit.
|
||
|
|
system.cpu.icache.writebacks 30587 # number of writebacks
|
||
|
|
system.cpu.idle_fraction 0 # Percentage of idle cycles
|
||
|
|
system.cpu.itb.accesses 41064113 # DTB accesses
|
||
|
|
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
|
||
|
|
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
|
||
|
|
system.cpu.itb.flush_entries 1478 # Number of entries that have been flushed from TLB
|
||
|
|
system.cpu.itb.flush_tlb 2 # Number of times complete TLB was flushed
|
||
|
|
system.cpu.itb.flush_tlb_asid 40 # Number of times TLB was flushed by ASID
|
||
|
|
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
|
||
|
|
system.cpu.itb.flush_tlb_mva_asid 33670 # Number of times TLB was flushed by MVA & ASID
|
||
|
|
system.cpu.itb.hits 41061294 # DTB hits
|
||
|
|
system.cpu.itb.inst_accesses 41064113 # ITB inst accesses
|
||
|
|
system.cpu.itb.inst_hits 41061294 # ITB inst hits
|
||
|
|
system.cpu.itb.inst_misses 2819 # ITB inst misses
|
||
|
|
system.cpu.itb.misses 2819 # DTB misses
|
||
|
|
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
|
||
|
|
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
|
||
|
|
system.cpu.itb.read_accesses 0 # DTB read accesses
|
||
|
|
system.cpu.itb.read_hits 0 # DTB read hits
|
||
|
|
system.cpu.itb.read_misses 0 # DTB read misses
|
||
|
|
system.cpu.itb.write_accesses 0 # DTB write accesses
|
||
|
|
system.cpu.itb.write_hits 0 # DTB write hits
|
||
|
|
system.cpu.itb.write_misses 0 # DTB write misses
|
||
|
|
system.cpu.kern.inst.arm 0 # number of arm instructions executed
|
||
|
|
system.cpu.kern.inst.quiesce 0 # number of quiesce instructions executed
|
||
|
|
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
|
||
|
|
system.cpu.numCycles 51498319 # number of cpu cycles simulated
|
||
|
|
system.cpu.num_insts 50805202 # Number of instructions executed
|
||
|
|
system.cpu.num_refs 16039990 # Number of memory references
|
||
|
|
system.iocache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
|
||
|
|
system.iocache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
|
||
|
|
system.iocache.avg_refs no_value # Average number of references to valid blocks.
|
||
|
|
system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
|
||
|
|
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
|
||
|
|
system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
||
|
|
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
||
|
|
system.iocache.cache_copies 0 # number of cache copies performed
|
||
|
|
system.iocache.demand_accesses::0 0 # number of demand (read+write) accesses
|
||
|
|
system.iocache.demand_accesses::1 0 # number of demand (read+write) accesses
|
||
|
|
system.iocache.demand_accesses::total 0 # number of demand (read+write) accesses
|
||
|
|
system.iocache.demand_avg_miss_latency::0 no_value # average overall miss latency
|
||
|
|
system.iocache.demand_avg_miss_latency::1 no_value # average overall miss latency
|
||
|
|
system.iocache.demand_avg_miss_latency::total no_value # average overall miss latency
|
||
|
|
system.iocache.demand_avg_mshr_miss_latency no_value # average overall mshr miss latency
|
||
|
|
system.iocache.demand_hits::0 0 # number of demand (read+write) hits
|
||
|
|
system.iocache.demand_hits::1 0 # number of demand (read+write) hits
|
||
|
|
system.iocache.demand_hits::total 0 # number of demand (read+write) hits
|
||
|
|
system.iocache.demand_miss_latency 0 # number of demand (read+write) miss cycles
|
||
|
|
system.iocache.demand_miss_rate::0 no_value # miss rate for demand accesses
|
||
|
|
system.iocache.demand_miss_rate::1 no_value # miss rate for demand accesses
|
||
|
|
system.iocache.demand_miss_rate::total no_value # miss rate for demand accesses
|
||
|
|
system.iocache.demand_misses::0 0 # number of demand (read+write) misses
|
||
|
|
system.iocache.demand_misses::1 0 # number of demand (read+write) misses
|
||
|
|
system.iocache.demand_misses::total 0 # number of demand (read+write) misses
|
||
|
|
system.iocache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
||
|
|
system.iocache.demand_mshr_miss_latency 0 # number of demand (read+write) MSHR miss cycles
|
||
|
|
system.iocache.demand_mshr_miss_rate::0 no_value # mshr miss rate for demand accesses
|
||
|
|
system.iocache.demand_mshr_miss_rate::1 no_value # mshr miss rate for demand accesses
|
||
|
|
system.iocache.demand_mshr_miss_rate::total no_value # mshr miss rate for demand accesses
|
||
|
|
system.iocache.demand_mshr_misses 0 # number of demand (read+write) MSHR misses
|
||
|
|
system.iocache.fast_writes 0 # number of fast writes performed
|
||
|
|
system.iocache.mshr_cap_events 0 # number of times MSHR cap was activated
|
||
|
|
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
|
||
|
|
system.iocache.overall_accesses::0 0 # number of overall (read+write) accesses
|
||
|
|
system.iocache.overall_accesses::1 0 # number of overall (read+write) accesses
|
||
|
|
system.iocache.overall_accesses::total 0 # number of overall (read+write) accesses
|
||
|
|
system.iocache.overall_avg_miss_latency::0 no_value # average overall miss latency
|
||
|
|
system.iocache.overall_avg_miss_latency::1 no_value # average overall miss latency
|
||
|
|
system.iocache.overall_avg_miss_latency::total no_value # average overall miss latency
|
||
|
|
system.iocache.overall_avg_mshr_miss_latency no_value # average overall mshr miss latency
|
||
|
|
system.iocache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
|
||
|
|
system.iocache.overall_hits::0 0 # number of overall hits
|
||
|
|
system.iocache.overall_hits::1 0 # number of overall hits
|
||
|
|
system.iocache.overall_hits::total 0 # number of overall hits
|
||
|
|
system.iocache.overall_miss_latency 0 # number of overall miss cycles
|
||
|
|
system.iocache.overall_miss_rate::0 no_value # miss rate for overall accesses
|
||
|
|
system.iocache.overall_miss_rate::1 no_value # miss rate for overall accesses
|
||
|
|
system.iocache.overall_miss_rate::total no_value # miss rate for overall accesses
|
||
|
|
system.iocache.overall_misses::0 0 # number of overall misses
|
||
|
|
system.iocache.overall_misses::1 0 # number of overall misses
|
||
|
|
system.iocache.overall_misses::total 0 # number of overall misses
|
||
|
|
system.iocache.overall_mshr_hits 0 # number of overall MSHR hits
|
||
|
|
system.iocache.overall_mshr_miss_latency 0 # number of overall MSHR miss cycles
|
||
|
|
system.iocache.overall_mshr_miss_rate::0 no_value # mshr miss rate for overall accesses
|
||
|
|
system.iocache.overall_mshr_miss_rate::1 no_value # mshr miss rate for overall accesses
|
||
|
|
system.iocache.overall_mshr_miss_rate::total no_value # mshr miss rate for overall accesses
|
||
|
|
system.iocache.overall_mshr_misses 0 # number of overall MSHR misses
|
||
|
|
system.iocache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
||
|
|
system.iocache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
||
|
|
system.iocache.replacements 0 # number of replacements
|
||
|
|
system.iocache.sampled_refs 0 # Sample count of references to valid blocks.
|
||
|
|
system.iocache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
||
|
|
system.iocache.tagsinuse 0 # Cycle average of tags in use
|
||
|
|
system.iocache.total_refs 0 # Total number of references to valid blocks.
|
||
|
|
system.iocache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
||
|
|
system.iocache.writebacks 0 # number of writebacks
|
||
|
|
system.l2c.ReadExReq_accesses::0 172654 # number of ReadExReq accesses(hits+misses)
|
||
|
|
system.l2c.ReadExReq_accesses::total 172654 # number of ReadExReq accesses(hits+misses)
|
||
|
|
system.l2c.ReadExReq_hits::0 63568 # number of ReadExReq hits
|
||
|
|
system.l2c.ReadExReq_hits::total 63568 # number of ReadExReq hits
|
||
|
|
system.l2c.ReadExReq_miss_rate::0 0.631819 # miss rate for ReadExReq accesses
|
||
|
|
system.l2c.ReadExReq_misses::0 109086 # number of ReadExReq misses
|
||
|
|
system.l2c.ReadExReq_misses::total 109086 # number of ReadExReq misses
|
||
|
|
system.l2c.ReadReq_accesses::0 662584 # number of ReadReq accesses(hits+misses)
|
||
|
|
system.l2c.ReadReq_accesses::1 6745 # number of ReadReq accesses(hits+misses)
|
||
|
|
system.l2c.ReadReq_accesses::total 669329 # number of ReadReq accesses(hits+misses)
|
||
|
|
system.l2c.ReadReq_hits::0 644874 # number of ReadReq hits
|
||
|
|
system.l2c.ReadReq_hits::1 6723 # number of ReadReq hits
|
||
|
|
system.l2c.ReadReq_hits::total 651597 # number of ReadReq hits
|
||
|
|
system.l2c.ReadReq_miss_rate::0 0.026729 # miss rate for ReadReq accesses
|
||
|
|
system.l2c.ReadReq_miss_rate::1 0.003262 # miss rate for ReadReq accesses
|
||
|
|
system.l2c.ReadReq_miss_rate::total 0.029990 # miss rate for ReadReq accesses
|
||
|
|
system.l2c.ReadReq_misses::0 17710 # number of ReadReq misses
|
||
|
|
system.l2c.ReadReq_misses::1 22 # number of ReadReq misses
|
||
|
|
system.l2c.ReadReq_misses::total 17732 # number of ReadReq misses
|
||
|
|
system.l2c.UpgradeReq_accesses::0 1743 # number of UpgradeReq accesses(hits+misses)
|
||
|
|
system.l2c.UpgradeReq_accesses::total 1743 # number of UpgradeReq accesses(hits+misses)
|
||
|
|
system.l2c.UpgradeReq_hits::0 17 # number of UpgradeReq hits
|
||
|
|
system.l2c.UpgradeReq_hits::total 17 # number of UpgradeReq hits
|
||
|
|
system.l2c.UpgradeReq_miss_rate::0 0.990247 # miss rate for UpgradeReq accesses
|
||
|
|
system.l2c.UpgradeReq_misses::0 1726 # number of UpgradeReq misses
|
||
|
|
system.l2c.UpgradeReq_misses::total 1726 # number of UpgradeReq misses
|
||
|
|
system.l2c.Writeback_accesses::0 411271 # number of Writeback accesses(hits+misses)
|
||
|
|
system.l2c.Writeback_accesses::total 411271 # number of Writeback accesses(hits+misses)
|
||
|
|
system.l2c.Writeback_hits::0 411271 # number of Writeback hits
|
||
|
|
system.l2c.Writeback_hits::total 411271 # number of Writeback hits
|
||
|
|
system.l2c.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
|
||
|
|
system.l2c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
|
||
|
|
system.l2c.avg_refs 6.881395 # Average number of references to valid blocks.
|
||
|
|
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
|
||
|
|
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
|
||
|
|
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
||
|
|
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
||
|
|
system.l2c.cache_copies 0 # number of cache copies performed
|
||
|
|
system.l2c.demand_accesses::0 835238 # number of demand (read+write) accesses
|
||
|
|
system.l2c.demand_accesses::1 6745 # number of demand (read+write) accesses
|
||
|
|
system.l2c.demand_accesses::total 841983 # number of demand (read+write) accesses
|
||
|
|
system.l2c.demand_avg_miss_latency::0 0 # average overall miss latency
|
||
|
|
system.l2c.demand_avg_miss_latency::1 0 # average overall miss latency
|
||
|
|
system.l2c.demand_avg_miss_latency::total 0 # average overall miss latency
|
||
|
|
system.l2c.demand_avg_mshr_miss_latency no_value # average overall mshr miss latency
|
||
|
|
system.l2c.demand_hits::0 708442 # number of demand (read+write) hits
|
||
|
|
system.l2c.demand_hits::1 6723 # number of demand (read+write) hits
|
||
|
|
system.l2c.demand_hits::total 715165 # number of demand (read+write) hits
|
||
|
|
system.l2c.demand_miss_latency 0 # number of demand (read+write) miss cycles
|
||
|
|
system.l2c.demand_miss_rate::0 0.151808 # miss rate for demand accesses
|
||
|
|
system.l2c.demand_miss_rate::1 0.003262 # miss rate for demand accesses
|
||
|
|
system.l2c.demand_miss_rate::total 0.155070 # miss rate for demand accesses
|
||
|
|
system.l2c.demand_misses::0 126796 # number of demand (read+write) misses
|
||
|
|
system.l2c.demand_misses::1 22 # number of demand (read+write) misses
|
||
|
|
system.l2c.demand_misses::total 126818 # number of demand (read+write) misses
|
||
|
|
system.l2c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
||
|
|
system.l2c.demand_mshr_miss_latency 0 # number of demand (read+write) MSHR miss cycles
|
||
|
|
system.l2c.demand_mshr_miss_rate::0 0 # mshr miss rate for demand accesses
|
||
|
|
system.l2c.demand_mshr_miss_rate::1 0 # mshr miss rate for demand accesses
|
||
|
|
system.l2c.demand_mshr_miss_rate::total 0 # mshr miss rate for demand accesses
|
||
|
|
system.l2c.demand_mshr_misses 0 # number of demand (read+write) MSHR misses
|
||
|
|
system.l2c.fast_writes 0 # number of fast writes performed
|
||
|
|
system.l2c.mshr_cap_events 0 # number of times MSHR cap was activated
|
||
|
|
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
|
||
|
|
system.l2c.occ_%::0 0.072867 # Average percentage of cache occupancy
|
||
|
|
system.l2c.occ_%::1 0.479441 # Average percentage of cache occupancy
|
||
|
|
system.l2c.occ_blocks::0 4775.385687 # Average occupied blocks per context
|
||
|
|
system.l2c.occ_blocks::1 31420.668700 # Average occupied blocks per context
|
||
|
|
system.l2c.overall_accesses::0 835238 # number of overall (read+write) accesses
|
||
|
|
system.l2c.overall_accesses::1 6745 # number of overall (read+write) accesses
|
||
|
|
system.l2c.overall_accesses::total 841983 # number of overall (read+write) accesses
|
||
|
|
system.l2c.overall_avg_miss_latency::0 0 # average overall miss latency
|
||
|
|
system.l2c.overall_avg_miss_latency::1 0 # average overall miss latency
|
||
|
|
system.l2c.overall_avg_miss_latency::total 0 # average overall miss latency
|
||
|
|
system.l2c.overall_avg_mshr_miss_latency no_value # average overall mshr miss latency
|
||
|
|
system.l2c.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
|
||
|
|
system.l2c.overall_hits::0 708442 # number of overall hits
|
||
|
|
system.l2c.overall_hits::1 6723 # number of overall hits
|
||
|
|
system.l2c.overall_hits::total 715165 # number of overall hits
|
||
|
|
system.l2c.overall_miss_latency 0 # number of overall miss cycles
|
||
|
|
system.l2c.overall_miss_rate::0 0.151808 # miss rate for overall accesses
|
||
|
|
system.l2c.overall_miss_rate::1 0.003262 # miss rate for overall accesses
|
||
|
|
system.l2c.overall_miss_rate::total 0.155070 # miss rate for overall accesses
|
||
|
|
system.l2c.overall_misses::0 126796 # number of overall misses
|
||
|
|
system.l2c.overall_misses::1 22 # number of overall misses
|
||
|
|
system.l2c.overall_misses::total 126818 # number of overall misses
|
||
|
|
system.l2c.overall_mshr_hits 0 # number of overall MSHR hits
|
||
|
|
system.l2c.overall_mshr_miss_latency 0 # number of overall MSHR miss cycles
|
||
|
|
system.l2c.overall_mshr_miss_rate::0 0 # mshr miss rate for overall accesses
|
||
|
|
system.l2c.overall_mshr_miss_rate::1 0 # mshr miss rate for overall accesses
|
||
|
|
system.l2c.overall_mshr_miss_rate::total 0 # mshr miss rate for overall accesses
|
||
|
|
system.l2c.overall_mshr_misses 0 # number of overall MSHR misses
|
||
|
|
system.l2c.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
||
|
|
system.l2c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
||
|
|
system.l2c.replacements 94668 # number of replacements
|
||
|
|
system.l2c.sampled_refs 125475 # Sample count of references to valid blocks.
|
||
|
|
system.l2c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
||
|
|
system.l2c.tagsinuse 36196.054387 # Cycle average of tags in use
|
||
|
|
system.l2c.total_refs 863443 # Total number of references to valid blocks.
|
||
|
|
system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
||
|
|
system.l2c.writebacks 88928 # number of writebacks
|
||
|
|
|
||
|
|
---------- End Simulation Statistics ----------
|