2010-07-27 07:03:44 +02:00
|
|
|
|
|
|
|
|
---------- Begin Simulation Statistics ----------
|
2010-09-09 20:40:19 +02:00
|
|
|
host_inst_rate 1492183 # Simulator instruction rate (inst/s)
|
|
|
|
|
host_mem_usage 211112 # Number of bytes of host memory used
|
|
|
|
|
host_seconds 401.17 # Real time elapsed on the host
|
|
|
|
|
host_tick_rate 2012902303 # Simulator tick rate (ticks/s)
|
2010-07-27 07:03:44 +02:00
|
|
|
sim_freq 1000000000000 # Frequency of simulated ticks
|
2010-08-26 02:10:42 +02:00
|
|
|
sim_insts 598619824 # Number of instructions simulated
|
2010-09-09 20:40:19 +02:00
|
|
|
sim_seconds 0.807517 # Number of seconds simulated
|
|
|
|
|
sim_ticks 807517408000 # Number of ticks simulated
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.dcache.ReadReq_accesses 147793610 # number of ReadReq accesses(hits+misses)
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.ReadReq_avg_miss_latency 21105.418688 # average ReadReq miss latency
|
|
|
|
|
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 18105.418688 # average ReadReq mshr miss latency
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.dcache.ReadReq_hits 147603767 # number of ReadReq hits
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.ReadReq_miss_latency 4006716000 # number of ReadReq miss cycles
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.dcache.ReadReq_miss_rate 0.001285 # miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.dcache.ReadReq_misses 189843 # number of ReadReq misses
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.ReadReq_mshr_miss_latency 3437187000 # number of ReadReq MSHR miss cycles
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.dcache.ReadReq_mshr_miss_rate 0.001285 # mshr miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.dcache.ReadReq_mshr_misses 189843 # number of ReadReq MSHR misses
|
|
|
|
|
system.cpu.dcache.WriteReq_accesses 69418858 # number of WriteReq accesses(hits+misses)
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.WriteReq_avg_miss_latency 54322.323841 # average WriteReq miss latency
|
|
|
|
|
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 51322.323841 # average WriteReq mshr miss latency
|
|
|
|
|
system.cpu.dcache.WriteReq_hits 69111608 # number of WriteReq hits
|
|
|
|
|
system.cpu.dcache.WriteReq_miss_latency 16690534000 # number of WriteReq miss cycles
|
|
|
|
|
system.cpu.dcache.WriteReq_miss_rate 0.004426 # miss rate for WriteReq accesses
|
|
|
|
|
system.cpu.dcache.WriteReq_misses 307250 # number of WriteReq misses
|
|
|
|
|
system.cpu.dcache.WriteReq_mshr_miss_latency 15768784000 # number of WriteReq MSHR miss cycles
|
|
|
|
|
system.cpu.dcache.WriteReq_mshr_miss_rate 0.004426 # mshr miss rate for WriteReq accesses
|
|
|
|
|
system.cpu.dcache.WriteReq_mshr_misses 307250 # number of WriteReq MSHR misses
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.dcache.avg_refs 495.382394 # Average number of references to valid blocks.
|
|
|
|
|
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.dcache.cache_copies 0 # number of cache copies performed
|
|
|
|
|
system.cpu.dcache.demand_accesses 217212468 # number of demand (read+write) accesses
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.demand_avg_miss_latency 41636.575047 # average overall miss latency
|
|
|
|
|
system.cpu.dcache.demand_avg_mshr_miss_latency 38636.575047 # average overall mshr miss latency
|
|
|
|
|
system.cpu.dcache.demand_hits 216715375 # number of demand (read+write) hits
|
|
|
|
|
system.cpu.dcache.demand_miss_latency 20697250000 # number of demand (read+write) miss cycles
|
|
|
|
|
system.cpu.dcache.demand_miss_rate 0.002289 # miss rate for demand accesses
|
|
|
|
|
system.cpu.dcache.demand_misses 497093 # number of demand (read+write) misses
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.demand_mshr_miss_latency 19205971000 # number of demand (read+write) MSHR miss cycles
|
|
|
|
|
system.cpu.dcache.demand_mshr_miss_rate 0.002289 # mshr miss rate for demand accesses
|
|
|
|
|
system.cpu.dcache.demand_mshr_misses 497093 # number of demand (read+write) MSHR misses
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.dcache.fast_writes 0 # number of fast writes performed
|
|
|
|
|
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
|
|
|
|
|
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.occ_%::0 0.999572 # Average percentage of cache occupancy
|
|
|
|
|
system.cpu.dcache.occ_blocks::0 4094.246847 # Average occupied blocks per context
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.dcache.overall_accesses 217212468 # number of overall (read+write) accesses
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.overall_avg_miss_latency 41636.575047 # average overall miss latency
|
|
|
|
|
system.cpu.dcache.overall_avg_mshr_miss_latency 38636.575047 # average overall mshr miss latency
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.overall_hits 216715375 # number of overall hits
|
|
|
|
|
system.cpu.dcache.overall_miss_latency 20697250000 # number of overall miss cycles
|
|
|
|
|
system.cpu.dcache.overall_miss_rate 0.002289 # miss rate for overall accesses
|
|
|
|
|
system.cpu.dcache.overall_misses 497093 # number of overall misses
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.dcache.overall_mshr_hits 0 # number of overall MSHR hits
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.overall_mshr_miss_latency 19205971000 # number of overall MSHR miss cycles
|
|
|
|
|
system.cpu.dcache.overall_mshr_miss_rate 0.002289 # mshr miss rate for overall accesses
|
|
|
|
|
system.cpu.dcache.overall_mshr_misses 497093 # number of overall MSHR misses
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
|
|
|
|
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
|
|
|
|
system.cpu.dcache.replacements 433495 # number of replacements
|
|
|
|
|
system.cpu.dcache.sampled_refs 437591 # Sample count of references to valid blocks.
|
|
|
|
|
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.tagsinuse 4094.246847 # Cycle average of tags in use
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.dcache.total_refs 216774877 # Total number of references to valid blocks.
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.warmup_cycle 537003000 # Cycle when the warmup percentage was hit.
|
|
|
|
|
system.cpu.dcache.writebacks 305501 # number of writebacks
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.dtb.accesses 0 # DTB accesses
|
|
|
|
|
system.cpu.dtb.hits 0 # DTB hits
|
|
|
|
|
system.cpu.dtb.misses 0 # DTB misses
|
|
|
|
|
system.cpu.dtb.read_accesses 0 # DTB read accesses
|
|
|
|
|
system.cpu.dtb.read_hits 0 # DTB read hits
|
|
|
|
|
system.cpu.dtb.read_misses 0 # DTB read misses
|
|
|
|
|
system.cpu.dtb.write_accesses 0 # DTB write accesses
|
|
|
|
|
system.cpu.dtb.write_hits 0 # DTB write hits
|
|
|
|
|
system.cpu.dtb.write_misses 0 # DTB write misses
|
|
|
|
|
system.cpu.icache.ReadReq_accesses 570070553 # number of ReadReq accesses(hits+misses)
|
|
|
|
|
system.cpu.icache.ReadReq_avg_miss_latency 54236.391913 # average ReadReq miss latency
|
|
|
|
|
system.cpu.icache.ReadReq_avg_mshr_miss_latency 51236.391913 # average ReadReq mshr miss latency
|
|
|
|
|
system.cpu.icache.ReadReq_hits 570069910 # number of ReadReq hits
|
|
|
|
|
system.cpu.icache.ReadReq_miss_latency 34874000 # number of ReadReq miss cycles
|
|
|
|
|
system.cpu.icache.ReadReq_miss_rate 0.000001 # miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.icache.ReadReq_misses 643 # number of ReadReq misses
|
|
|
|
|
system.cpu.icache.ReadReq_mshr_miss_latency 32945000 # number of ReadReq MSHR miss cycles
|
|
|
|
|
system.cpu.icache.ReadReq_mshr_miss_rate 0.000001 # mshr miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.icache.ReadReq_mshr_misses 643 # number of ReadReq MSHR misses
|
|
|
|
|
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.icache.avg_refs 886578.398134 # Average number of references to valid blocks.
|
|
|
|
|
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.icache.cache_copies 0 # number of cache copies performed
|
|
|
|
|
system.cpu.icache.demand_accesses 570070553 # number of demand (read+write) accesses
|
|
|
|
|
system.cpu.icache.demand_avg_miss_latency 54236.391913 # average overall miss latency
|
|
|
|
|
system.cpu.icache.demand_avg_mshr_miss_latency 51236.391913 # average overall mshr miss latency
|
|
|
|
|
system.cpu.icache.demand_hits 570069910 # number of demand (read+write) hits
|
|
|
|
|
system.cpu.icache.demand_miss_latency 34874000 # number of demand (read+write) miss cycles
|
|
|
|
|
system.cpu.icache.demand_miss_rate 0.000001 # miss rate for demand accesses
|
|
|
|
|
system.cpu.icache.demand_misses 643 # number of demand (read+write) misses
|
|
|
|
|
system.cpu.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
|
|
|
|
system.cpu.icache.demand_mshr_miss_latency 32945000 # number of demand (read+write) MSHR miss cycles
|
|
|
|
|
system.cpu.icache.demand_mshr_miss_rate 0.000001 # mshr miss rate for demand accesses
|
|
|
|
|
system.cpu.icache.demand_mshr_misses 643 # number of demand (read+write) MSHR misses
|
|
|
|
|
system.cpu.icache.fast_writes 0 # number of fast writes performed
|
|
|
|
|
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
|
|
|
|
|
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.icache.occ_%::0 0.282055 # Average percentage of cache occupancy
|
|
|
|
|
system.cpu.icache.occ_blocks::0 577.648910 # Average occupied blocks per context
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.icache.overall_accesses 570070553 # number of overall (read+write) accesses
|
|
|
|
|
system.cpu.icache.overall_avg_miss_latency 54236.391913 # average overall miss latency
|
|
|
|
|
system.cpu.icache.overall_avg_mshr_miss_latency 51236.391913 # average overall mshr miss latency
|
|
|
|
|
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
|
|
|
|
|
system.cpu.icache.overall_hits 570069910 # number of overall hits
|
|
|
|
|
system.cpu.icache.overall_miss_latency 34874000 # number of overall miss cycles
|
|
|
|
|
system.cpu.icache.overall_miss_rate 0.000001 # miss rate for overall accesses
|
|
|
|
|
system.cpu.icache.overall_misses 643 # number of overall misses
|
|
|
|
|
system.cpu.icache.overall_mshr_hits 0 # number of overall MSHR hits
|
|
|
|
|
system.cpu.icache.overall_mshr_miss_latency 32945000 # number of overall MSHR miss cycles
|
|
|
|
|
system.cpu.icache.overall_mshr_miss_rate 0.000001 # mshr miss rate for overall accesses
|
|
|
|
|
system.cpu.icache.overall_mshr_misses 643 # number of overall MSHR misses
|
|
|
|
|
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
|
|
|
|
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
|
|
|
|
system.cpu.icache.replacements 12 # number of replacements
|
|
|
|
|
system.cpu.icache.sampled_refs 643 # Sample count of references to valid blocks.
|
|
|
|
|
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.icache.tagsinuse 577.648910 # Cycle average of tags in use
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.icache.total_refs 570069910 # Total number of references to valid blocks.
|
|
|
|
|
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
|
|
|
system.cpu.icache.writebacks 0 # number of writebacks
|
|
|
|
|
system.cpu.idle_fraction 0 # Percentage of idle cycles
|
|
|
|
|
system.cpu.itb.accesses 0 # DTB accesses
|
|
|
|
|
system.cpu.itb.hits 0 # DTB hits
|
|
|
|
|
system.cpu.itb.misses 0 # DTB misses
|
|
|
|
|
system.cpu.itb.read_accesses 0 # DTB read accesses
|
|
|
|
|
system.cpu.itb.read_hits 0 # DTB read hits
|
|
|
|
|
system.cpu.itb.read_misses 0 # DTB read misses
|
|
|
|
|
system.cpu.itb.write_accesses 0 # DTB write accesses
|
|
|
|
|
system.cpu.itb.write_hits 0 # DTB write hits
|
|
|
|
|
system.cpu.itb.write_misses 0 # DTB write misses
|
|
|
|
|
system.cpu.l2cache.ReadExReq_accesses 247748 # number of ReadExReq accesses(hits+misses)
|
|
|
|
|
system.cpu.l2cache.ReadExReq_avg_miss_latency 52000 # average ReadExReq miss latency
|
|
|
|
|
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 40000 # average ReadExReq mshr miss latency
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.ReadExReq_hits 12273 # number of ReadExReq hits
|
|
|
|
|
system.cpu.l2cache.ReadExReq_miss_latency 12244700000 # number of ReadExReq miss cycles
|
|
|
|
|
system.cpu.l2cache.ReadExReq_miss_rate 0.950462 # miss rate for ReadExReq accesses
|
|
|
|
|
system.cpu.l2cache.ReadExReq_misses 235475 # number of ReadExReq misses
|
|
|
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_latency 9419000000 # number of ReadExReq MSHR miss cycles
|
|
|
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.950462 # mshr miss rate for ReadExReq accesses
|
|
|
|
|
system.cpu.l2cache.ReadExReq_mshr_misses 235475 # number of ReadExReq MSHR misses
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.l2cache.ReadReq_accesses 190486 # number of ReadReq accesses(hits+misses)
|
|
|
|
|
system.cpu.l2cache.ReadReq_avg_miss_latency 52000 # average ReadReq miss latency
|
|
|
|
|
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 40000 # average ReadReq mshr miss latency
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.ReadReq_hits 157753 # number of ReadReq hits
|
|
|
|
|
system.cpu.l2cache.ReadReq_miss_latency 1702116000 # number of ReadReq miss cycles
|
|
|
|
|
system.cpu.l2cache.ReadReq_miss_rate 0.171839 # miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.l2cache.ReadReq_misses 32733 # number of ReadReq misses
|
|
|
|
|
system.cpu.l2cache.ReadReq_mshr_miss_latency 1309320000 # number of ReadReq MSHR miss cycles
|
|
|
|
|
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.171839 # mshr miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.l2cache.ReadReq_mshr_misses 32733 # number of ReadReq MSHR misses
|
|
|
|
|
system.cpu.l2cache.UpgradeReq_accesses 59502 # number of UpgradeReq accesses(hits+misses)
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.l2cache.UpgradeReq_avg_miss_latency 52000 # average UpgradeReq miss latency
|
|
|
|
|
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 40000 # average UpgradeReq mshr miss latency
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.UpgradeReq_miss_latency 3094104000 # number of UpgradeReq miss cycles
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.l2cache.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.UpgradeReq_misses 59502 # number of UpgradeReq misses
|
|
|
|
|
system.cpu.l2cache.UpgradeReq_mshr_miss_latency 2380080000 # number of UpgradeReq MSHR miss cycles
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.l2cache.UpgradeReq_mshr_miss_rate 1 # mshr miss rate for UpgradeReq accesses
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.UpgradeReq_mshr_misses 59502 # number of UpgradeReq MSHR misses
|
|
|
|
|
system.cpu.l2cache.Writeback_accesses 305501 # number of Writeback accesses(hits+misses)
|
|
|
|
|
system.cpu.l2cache.Writeback_hits 305501 # number of Writeback hits
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.avg_refs 3.379196 # Average number of references to valid blocks.
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
|
|
|
|
|
system.cpu.l2cache.demand_accesses 438234 # number of demand (read+write) accesses
|
|
|
|
|
system.cpu.l2cache.demand_avg_miss_latency 52000 # average overall miss latency
|
|
|
|
|
system.cpu.l2cache.demand_avg_mshr_miss_latency 40000 # average overall mshr miss latency
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.demand_hits 170026 # number of demand (read+write) hits
|
|
|
|
|
system.cpu.l2cache.demand_miss_latency 13946816000 # number of demand (read+write) miss cycles
|
|
|
|
|
system.cpu.l2cache.demand_miss_rate 0.612020 # miss rate for demand accesses
|
|
|
|
|
system.cpu.l2cache.demand_misses 268208 # number of demand (read+write) misses
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.demand_mshr_miss_latency 10728320000 # number of demand (read+write) MSHR miss cycles
|
|
|
|
|
system.cpu.l2cache.demand_mshr_miss_rate 0.612020 # mshr miss rate for demand accesses
|
|
|
|
|
system.cpu.l2cache.demand_mshr_misses 268208 # number of demand (read+write) MSHR misses
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
|
|
|
|
|
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
|
|
|
|
|
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.occ_%::0 0.050080 # Average percentage of cache occupancy
|
|
|
|
|
system.cpu.l2cache.occ_%::1 0.453180 # Average percentage of cache occupancy
|
|
|
|
|
system.cpu.l2cache.occ_blocks::0 1641.035711 # Average occupied blocks per context
|
|
|
|
|
system.cpu.l2cache.occ_blocks::1 14849.786647 # Average occupied blocks per context
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.l2cache.overall_accesses 438234 # number of overall (read+write) accesses
|
|
|
|
|
system.cpu.l2cache.overall_avg_miss_latency 52000 # average overall miss latency
|
|
|
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency 40000 # average overall mshr miss latency
|
|
|
|
|
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.overall_hits 170026 # number of overall hits
|
|
|
|
|
system.cpu.l2cache.overall_miss_latency 13946816000 # number of overall miss cycles
|
|
|
|
|
system.cpu.l2cache.overall_miss_rate 0.612020 # miss rate for overall accesses
|
|
|
|
|
system.cpu.l2cache.overall_misses 268208 # number of overall misses
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.overall_mshr_miss_latency 10728320000 # number of overall MSHR miss cycles
|
|
|
|
|
system.cpu.l2cache.overall_mshr_miss_rate 0.612020 # mshr miss rate for overall accesses
|
|
|
|
|
system.cpu.l2cache.overall_mshr_misses 268208 # number of overall MSHR misses
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
|
|
|
|
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.replacements 80841 # number of replacements
|
|
|
|
|
system.cpu.l2cache.sampled_refs 96272 # Sample count of references to valid blocks.
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.tagsinuse 16490.822357 # Cycle average of tags in use
|
|
|
|
|
system.cpu.l2cache.total_refs 325322 # Total number of references to valid blocks.
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.writebacks 60805 # number of writebacks
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.numCycles 1615034816 # number of cpu cycles simulated
|
2010-08-26 02:10:42 +02:00
|
|
|
system.cpu.num_insts 598619824 # Number of instructions executed
|
2010-07-27 07:03:44 +02:00
|
|
|
system.cpu.num_refs 219174038 # Number of memory references
|
|
|
|
|
system.cpu.workload.PROG:num_syscalls 48 # Number of system calls
|
|
|
|
|
|
|
|
|
|
---------- End Simulation Statistics ----------
|
