70 lines
2.6 KiB
Python
70 lines
2.6 KiB
Python
|
# Copyright (c) 2006-2007 The Regents of The University of Michigan
|
||
|
|
# All rights reserved.
|
||
|
|
#
|
||
|
|
# Redistribution and use in source and binary forms, with or without
|
||
|
|
# modification, are permitted provided that the following conditions are
|
||
|
|
# met: redistributions of source code must retain the above copyright
|
||
|
|
# notice, this list of conditions and the following disclaimer;
|
||
|
|
# redistributions in binary form must reproduce the above copyright
|
||
|
|
# notice, this list of conditions and the following disclaimer in the
|
||
|
|
# documentation and/or other materials provided with the distribution;
|
||
|
|
# neither the name of the copyright holders nor the names of its
|
||
|
|
# contributors may be used to endorse or promote products derived from
|
||
|
|
# this software without specific prior written permission.
|
||
|
|
#
|
||
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
||
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
||
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
||
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
||
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
||
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
||
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
||
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
||
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
||
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
||
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||
|
|
#
|
||
|
|
# Authors: Kevin Lim
|
||
|
|
|
||
|
|
from m5.SimObject import SimObject
|
||
|
|
from m5.params import *
|
||
|
|
from FuncUnit import *
|
||
|
|
|
||
|
|
class IntALU(FUDesc):
|
||
|
|
opList = [ OpDesc(opClass='IntAlu') ]
|
||
|
|
count = 6
|
||
|
|
|
||
|
|
class IntMultDiv(FUDesc):
|
||
|
|
opList = [ OpDesc(opClass='IntMult', opLat=3),
|
||
|
|
OpDesc(opClass='IntDiv', opLat=20, issueLat=19) ]
|
||
|
|
count=2
|
||
|
|
|
||
|
|
class FP_ALU(FUDesc):
|
||
|
|
opList = [ OpDesc(opClass='FloatAdd', opLat=2),
|
||
|
|
OpDesc(opClass='FloatCmp', opLat=2),
|
||
|
|
OpDesc(opClass='FloatCvt', opLat=2) ]
|
||
|
|
count = 4
|
||
|
|
|
||
|
|
class FP_MultDiv(FUDesc):
|
||
|
|
opList = [ OpDesc(opClass='FloatMult', opLat=4),
|
||
|
|
OpDesc(opClass='FloatDiv', opLat=12, issueLat=12),
|
||
|
|
OpDesc(opClass='FloatSqrt', opLat=24, issueLat=24) ]
|
||
|
|
count = 2
|
||
|
|
|
||
|
|
class ReadPort(FUDesc):
|
||
|
|
opList = [ OpDesc(opClass='MemRead') ]
|
||
|
|
count = 0
|
||
|
|
|
||
|
|
class WritePort(FUDesc):
|
||
|
|
opList = [ OpDesc(opClass='MemWrite') ]
|
||
|
|
count = 0
|
||
|
|
|
||
|
|
class RdWrPort(FUDesc):
|
||
|
|
opList = [ OpDesc(opClass='MemRead'), OpDesc(opClass='MemWrite') ]
|
||
|
|
count = 4
|
||
|
|
|
||
|
|
class IprPort(FUDesc):
|
||
|
|
opList = [ OpDesc(opClass='IprAccess', opLat = 3, issueLat = 3) ]
|
||
|
|
count = 1
|
||
|
|
|