2009-05-11 19:38:46 +02:00
|
|
|
|
|
|
|
|
---------- Begin Simulation Statistics ----------
|
2009-07-07 00:49:48 +02:00
|
|
|
host_inst_rate 10832 # Simulator instruction rate (inst/s)
|
|
|
|
|
host_mem_usage 1360528 # Number of bytes of host memory used
|
|
|
|
|
host_seconds 0.24 # Real time elapsed on the host
|
|
|
|
|
host_tick_rate 5450330 # Simulator tick rate (ticks/s)
|
2009-05-11 19:38:46 +02:00
|
|
|
sim_freq 1000000000000 # Frequency of simulated ticks
|
|
|
|
|
sim_insts 2577 # Number of instructions simulated
|
|
|
|
|
sim_seconds 0.000001 # Number of seconds simulated
|
|
|
|
|
sim_ticks 1297500 # Number of ticks simulated
|
|
|
|
|
system.cpu.dtb.data_accesses 717 # DTB accesses
|
|
|
|
|
system.cpu.dtb.data_acv 0 # DTB access violations
|
|
|
|
|
system.cpu.dtb.data_hits 709 # DTB hits
|
|
|
|
|
system.cpu.dtb.data_misses 8 # DTB misses
|
|
|
|
|
system.cpu.dtb.fetch_accesses 0 # ITB accesses
|
|
|
|
|
system.cpu.dtb.fetch_acv 0 # ITB acv
|
|
|
|
|
system.cpu.dtb.fetch_hits 0 # ITB hits
|
|
|
|
|
system.cpu.dtb.fetch_misses 0 # ITB misses
|
|
|
|
|
system.cpu.dtb.read_accesses 419 # DTB read accesses
|
|
|
|
|
system.cpu.dtb.read_acv 0 # DTB read access violations
|
|
|
|
|
system.cpu.dtb.read_hits 415 # DTB read hits
|
|
|
|
|
system.cpu.dtb.read_misses 4 # DTB read misses
|
|
|
|
|
system.cpu.dtb.write_accesses 298 # DTB write accesses
|
|
|
|
|
system.cpu.dtb.write_acv 0 # DTB write access violations
|
|
|
|
|
system.cpu.dtb.write_hits 294 # DTB write hits
|
|
|
|
|
system.cpu.dtb.write_misses 4 # DTB write misses
|
|
|
|
|
system.cpu.idle_fraction 0 # Percentage of idle cycles
|
|
|
|
|
system.cpu.itb.data_accesses 0 # DTB accesses
|
|
|
|
|
system.cpu.itb.data_acv 0 # DTB access violations
|
|
|
|
|
system.cpu.itb.data_hits 0 # DTB hits
|
|
|
|
|
system.cpu.itb.data_misses 0 # DTB misses
|
|
|
|
|
system.cpu.itb.fetch_accesses 2596 # ITB accesses
|
|
|
|
|
system.cpu.itb.fetch_acv 0 # ITB acv
|
|
|
|
|
system.cpu.itb.fetch_hits 2585 # ITB hits
|
|
|
|
|
system.cpu.itb.fetch_misses 11 # ITB misses
|
|
|
|
|
system.cpu.itb.read_accesses 0 # DTB read accesses
|
|
|
|
|
system.cpu.itb.read_acv 0 # DTB read access violations
|
|
|
|
|
system.cpu.itb.read_hits 0 # DTB read hits
|
|
|
|
|
system.cpu.itb.read_misses 0 # DTB read misses
|
|
|
|
|
system.cpu.itb.write_accesses 0 # DTB write accesses
|
|
|
|
|
system.cpu.itb.write_acv 0 # DTB write access violations
|
|
|
|
|
system.cpu.itb.write_hits 0 # DTB write hits
|
|
|
|
|
system.cpu.itb.write_misses 0 # DTB write misses
|
|
|
|
|
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
|
|
|
|
|
system.cpu.numCycles 2596 # number of cpu cycles simulated
|
|
|
|
|
system.cpu.num_insts 2577 # Number of instructions executed
|
|
|
|
|
system.cpu.num_refs 717 # Number of memory references
|
|
|
|
|
system.cpu.workload.PROG:num_syscalls 4 # Number of system calls
|
|
|
|
|
|
|
|
|
|
---------- End Simulation Statistics ----------
|
