2008-11-10 06:57:15 +01:00
|
|
|
|
|
|
|
|
---------- Begin Simulation Statistics ----------
|
2010-09-09 20:40:19 +02:00
|
|
|
host_inst_rate 828534 # Simulator instruction rate (inst/s)
|
|
|
|
|
host_mem_usage 210088 # Number of bytes of host memory used
|
|
|
|
|
host_seconds 5616.34 # Real time elapsed on the host
|
|
|
|
|
host_tick_rate 1062144168 # Simulator tick rate (ticks/s)
|
2008-11-10 06:57:15 +01:00
|
|
|
sim_freq 1000000000000 # Frequency of simulated ticks
|
2010-05-03 09:45:01 +02:00
|
|
|
sim_insts 4653327945 # Number of instructions simulated
|
2010-09-09 20:40:19 +02:00
|
|
|
sim_seconds 5.965359 # Number of seconds simulated
|
|
|
|
|
sim_ticks 5965358694000 # Number of ticks simulated
|
2010-05-03 09:45:01 +02:00
|
|
|
system.cpu.dcache.ReadReq_accesses 1239184749 # number of ReadReq accesses(hits+misses)
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.ReadReq_avg_miss_latency 24735.540403 # average ReadReq miss latency
|
|
|
|
|
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 21735.540403 # average ReadReq mshr miss latency
|
2010-05-03 09:45:01 +02:00
|
|
|
system.cpu.dcache.ReadReq_hits 1231961899 # number of ReadReq hits
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.ReadReq_miss_latency 178661098000 # number of ReadReq miss cycles
|
2010-05-03 09:45:01 +02:00
|
|
|
system.cpu.dcache.ReadReq_miss_rate 0.005829 # miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.dcache.ReadReq_misses 7222850 # number of ReadReq misses
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.ReadReq_mshr_miss_latency 156992548000 # number of ReadReq MSHR miss cycles
|
2010-05-03 09:45:01 +02:00
|
|
|
system.cpu.dcache.ReadReq_mshr_miss_rate 0.005829 # mshr miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.dcache.ReadReq_mshr_misses 7222850 # number of ReadReq MSHR misses
|
|
|
|
|
system.cpu.dcache.WriteReq_accesses 438528337 # number of WriteReq accesses(hits+misses)
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.WriteReq_avg_miss_latency 52475.088886 # average WriteReq miss latency
|
|
|
|
|
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 49475.088886 # average WriteReq mshr miss latency
|
|
|
|
|
system.cpu.dcache.WriteReq_hits 436528587 # number of WriteReq hits
|
|
|
|
|
system.cpu.dcache.WriteReq_miss_latency 104937059000 # number of WriteReq miss cycles
|
|
|
|
|
system.cpu.dcache.WriteReq_miss_rate 0.004560 # miss rate for WriteReq accesses
|
|
|
|
|
system.cpu.dcache.WriteReq_misses 1999750 # number of WriteReq misses
|
|
|
|
|
system.cpu.dcache.WriteReq_mshr_miss_latency 98937809000 # number of WriteReq MSHR miss cycles
|
|
|
|
|
system.cpu.dcache.WriteReq_mshr_miss_rate 0.004560 # mshr miss rate for WriteReq accesses
|
|
|
|
|
system.cpu.dcache.WriteReq_mshr_misses 1999750 # number of WriteReq MSHR misses
|
2009-04-22 19:25:17 +02:00
|
|
|
system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
|
2010-05-03 09:45:01 +02:00
|
|
|
system.cpu.dcache.avg_refs 183.107599 # Average number of references to valid blocks.
|
2009-04-22 19:25:17 +02:00
|
|
|
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.dcache.cache_copies 0 # number of cache copies performed
|
2010-05-03 09:45:01 +02:00
|
|
|
system.cpu.dcache.demand_accesses 1677713086 # number of demand (read+write) accesses
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.demand_avg_miss_latency 30750.347733 # average overall miss latency
|
|
|
|
|
system.cpu.dcache.demand_avg_mshr_miss_latency 27750.347733 # average overall mshr miss latency
|
|
|
|
|
system.cpu.dcache.demand_hits 1668490486 # number of demand (read+write) hits
|
|
|
|
|
system.cpu.dcache.demand_miss_latency 283598157000 # number of demand (read+write) miss cycles
|
|
|
|
|
system.cpu.dcache.demand_miss_rate 0.005497 # miss rate for demand accesses
|
|
|
|
|
system.cpu.dcache.demand_misses 9222600 # number of demand (read+write) misses
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.demand_mshr_miss_latency 255930357000 # number of demand (read+write) MSHR miss cycles
|
|
|
|
|
system.cpu.dcache.demand_mshr_miss_rate 0.005497 # mshr miss rate for demand accesses
|
|
|
|
|
system.cpu.dcache.demand_mshr_misses 9222600 # number of demand (read+write) MSHR misses
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.dcache.fast_writes 0 # number of fast writes performed
|
|
|
|
|
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
|
|
|
|
|
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.occ_%::0 0.997251 # Average percentage of cache occupancy
|
|
|
|
|
system.cpu.dcache.occ_blocks::0 4084.741632 # Average occupied blocks per context
|
2010-05-03 09:45:01 +02:00
|
|
|
system.cpu.dcache.overall_accesses 1677713086 # number of overall (read+write) accesses
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.overall_avg_miss_latency 30750.347733 # average overall miss latency
|
|
|
|
|
system.cpu.dcache.overall_avg_mshr_miss_latency 27750.347733 # average overall mshr miss latency
|
2009-04-22 19:25:17 +02:00
|
|
|
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.overall_hits 1668490486 # number of overall hits
|
|
|
|
|
system.cpu.dcache.overall_miss_latency 283598157000 # number of overall miss cycles
|
|
|
|
|
system.cpu.dcache.overall_miss_rate 0.005497 # miss rate for overall accesses
|
|
|
|
|
system.cpu.dcache.overall_misses 9222600 # number of overall misses
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.dcache.overall_mshr_hits 0 # number of overall MSHR hits
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.overall_mshr_miss_latency 255930357000 # number of overall MSHR miss cycles
|
|
|
|
|
system.cpu.dcache.overall_mshr_miss_rate 0.005497 # mshr miss rate for overall accesses
|
|
|
|
|
system.cpu.dcache.overall_mshr_misses 9222600 # number of overall MSHR misses
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
|
|
|
|
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
2010-05-03 09:45:01 +02:00
|
|
|
system.cpu.dcache.replacements 9108581 # number of replacements
|
|
|
|
|
system.cpu.dcache.sampled_refs 9112677 # Sample count of references to valid blocks.
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.tagsinuse 4084.741632 # Cycle average of tags in use
|
2010-05-03 09:45:01 +02:00
|
|
|
system.cpu.dcache.total_refs 1668600409 # Total number of references to valid blocks.
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.dcache.warmup_cycle 58862918000 # Cycle when the warmup percentage was hit.
|
|
|
|
|
system.cpu.dcache.writebacks 2365669 # number of writebacks
|
2010-05-03 09:45:01 +02:00
|
|
|
system.cpu.icache.ReadReq_accesses 4013232927 # number of ReadReq accesses(hits+misses)
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.icache.ReadReq_avg_miss_latency 56000 # average ReadReq miss latency
|
|
|
|
|
system.cpu.icache.ReadReq_avg_mshr_miss_latency 53000 # average ReadReq mshr miss latency
|
2010-05-03 09:45:01 +02:00
|
|
|
system.cpu.icache.ReadReq_hits 4013232252 # number of ReadReq hits
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.icache.ReadReq_miss_latency 37800000 # number of ReadReq miss cycles
|
|
|
|
|
system.cpu.icache.ReadReq_miss_rate 0.000000 # miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.icache.ReadReq_misses 675 # number of ReadReq misses
|
|
|
|
|
system.cpu.icache.ReadReq_mshr_miss_latency 35775000 # number of ReadReq MSHR miss cycles
|
|
|
|
|
system.cpu.icache.ReadReq_mshr_miss_rate 0.000000 # mshr miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.icache.ReadReq_mshr_misses 675 # number of ReadReq MSHR misses
|
2009-04-22 19:25:17 +02:00
|
|
|
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
|
2010-05-03 09:45:01 +02:00
|
|
|
system.cpu.icache.avg_refs 5945529.262222 # Average number of references to valid blocks.
|
2009-04-22 19:25:17 +02:00
|
|
|
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.icache.cache_copies 0 # number of cache copies performed
|
2010-05-03 09:45:01 +02:00
|
|
|
system.cpu.icache.demand_accesses 4013232927 # number of demand (read+write) accesses
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.icache.demand_avg_miss_latency 56000 # average overall miss latency
|
|
|
|
|
system.cpu.icache.demand_avg_mshr_miss_latency 53000 # average overall mshr miss latency
|
2010-05-03 09:45:01 +02:00
|
|
|
system.cpu.icache.demand_hits 4013232252 # number of demand (read+write) hits
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.icache.demand_miss_latency 37800000 # number of demand (read+write) miss cycles
|
|
|
|
|
system.cpu.icache.demand_miss_rate 0.000000 # miss rate for demand accesses
|
|
|
|
|
system.cpu.icache.demand_misses 675 # number of demand (read+write) misses
|
|
|
|
|
system.cpu.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
|
|
|
|
system.cpu.icache.demand_mshr_miss_latency 35775000 # number of demand (read+write) MSHR miss cycles
|
|
|
|
|
system.cpu.icache.demand_mshr_miss_rate 0.000000 # mshr miss rate for demand accesses
|
|
|
|
|
system.cpu.icache.demand_mshr_misses 675 # number of demand (read+write) MSHR misses
|
|
|
|
|
system.cpu.icache.fast_writes 0 # number of fast writes performed
|
|
|
|
|
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
|
|
|
|
|
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.icache.occ_%::0 0.271287 # Average percentage of cache occupancy
|
|
|
|
|
system.cpu.icache.occ_blocks::0 555.595041 # Average occupied blocks per context
|
2010-05-03 09:45:01 +02:00
|
|
|
system.cpu.icache.overall_accesses 4013232927 # number of overall (read+write) accesses
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.icache.overall_avg_miss_latency 56000 # average overall miss latency
|
|
|
|
|
system.cpu.icache.overall_avg_mshr_miss_latency 53000 # average overall mshr miss latency
|
2009-04-22 19:25:17 +02:00
|
|
|
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
|
2010-05-03 09:45:01 +02:00
|
|
|
system.cpu.icache.overall_hits 4013232252 # number of overall hits
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.icache.overall_miss_latency 37800000 # number of overall miss cycles
|
|
|
|
|
system.cpu.icache.overall_miss_rate 0.000000 # miss rate for overall accesses
|
|
|
|
|
system.cpu.icache.overall_misses 675 # number of overall misses
|
|
|
|
|
system.cpu.icache.overall_mshr_hits 0 # number of overall MSHR hits
|
|
|
|
|
system.cpu.icache.overall_mshr_miss_latency 35775000 # number of overall MSHR miss cycles
|
|
|
|
|
system.cpu.icache.overall_mshr_miss_rate 0.000000 # mshr miss rate for overall accesses
|
|
|
|
|
system.cpu.icache.overall_mshr_misses 675 # number of overall MSHR misses
|
|
|
|
|
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
|
|
|
|
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
|
|
|
|
system.cpu.icache.replacements 10 # number of replacements
|
|
|
|
|
system.cpu.icache.sampled_refs 675 # Sample count of references to valid blocks.
|
|
|
|
|
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.icache.tagsinuse 555.595041 # Cycle average of tags in use
|
2010-05-03 09:45:01 +02:00
|
|
|
system.cpu.icache.total_refs 4013232252 # Total number of references to valid blocks.
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
|
|
|
|
|
system.cpu.icache.writebacks 0 # number of writebacks
|
|
|
|
|
system.cpu.idle_fraction 0 # Percentage of idle cycles
|
2010-05-03 09:45:01 +02:00
|
|
|
system.cpu.l2cache.ReadExReq_accesses 1889827 # number of ReadExReq accesses(hits+misses)
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.l2cache.ReadExReq_avg_miss_latency 52000 # average ReadExReq miss latency
|
|
|
|
|
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 40000 # average ReadExReq mshr miss latency
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.ReadExReq_hits 167830 # number of ReadExReq hits
|
|
|
|
|
system.cpu.l2cache.ReadExReq_miss_latency 89543844000 # number of ReadExReq miss cycles
|
|
|
|
|
system.cpu.l2cache.ReadExReq_miss_rate 0.911193 # miss rate for ReadExReq accesses
|
|
|
|
|
system.cpu.l2cache.ReadExReq_misses 1721997 # number of ReadExReq misses
|
|
|
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_latency 68879880000 # number of ReadExReq MSHR miss cycles
|
|
|
|
|
system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.911193 # mshr miss rate for ReadExReq accesses
|
|
|
|
|
system.cpu.l2cache.ReadExReq_mshr_misses 1721997 # number of ReadExReq MSHR misses
|
2010-05-03 09:45:01 +02:00
|
|
|
system.cpu.l2cache.ReadReq_accesses 7223525 # number of ReadReq accesses(hits+misses)
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.l2cache.ReadReq_avg_miss_latency 52000 # average ReadReq miss latency
|
|
|
|
|
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 40000 # average ReadReq mshr miss latency
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.ReadReq_hits 5376631 # number of ReadReq hits
|
|
|
|
|
system.cpu.l2cache.ReadReq_miss_latency 96038488000 # number of ReadReq miss cycles
|
|
|
|
|
system.cpu.l2cache.ReadReq_miss_rate 0.255678 # miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.l2cache.ReadReq_misses 1846894 # number of ReadReq misses
|
|
|
|
|
system.cpu.l2cache.ReadReq_mshr_miss_latency 73875760000 # number of ReadReq MSHR miss cycles
|
|
|
|
|
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.255678 # mshr miss rate for ReadReq accesses
|
|
|
|
|
system.cpu.l2cache.ReadReq_mshr_misses 1846894 # number of ReadReq MSHR misses
|
|
|
|
|
system.cpu.l2cache.UpgradeReq_accesses 109923 # number of UpgradeReq accesses(hits+misses)
|
|
|
|
|
system.cpu.l2cache.UpgradeReq_avg_miss_latency 51961.682268 # average UpgradeReq miss latency
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 40000 # average UpgradeReq mshr miss latency
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.UpgradeReq_miss_latency 5711784000 # number of UpgradeReq miss cycles
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.l2cache.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.UpgradeReq_misses 109923 # number of UpgradeReq misses
|
|
|
|
|
system.cpu.l2cache.UpgradeReq_mshr_miss_latency 4396920000 # number of UpgradeReq MSHR miss cycles
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.l2cache.UpgradeReq_mshr_miss_rate 1 # mshr miss rate for UpgradeReq accesses
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.UpgradeReq_mshr_misses 109923 # number of UpgradeReq MSHR misses
|
|
|
|
|
system.cpu.l2cache.Writeback_accesses 2365669 # number of Writeback accesses(hits+misses)
|
|
|
|
|
system.cpu.l2cache.Writeback_hits 2365669 # number of Writeback hits
|
2009-04-22 19:25:17 +02:00
|
|
|
system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
|
|
|
|
|
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.avg_refs 2.486980 # Average number of references to valid blocks.
|
2009-04-22 19:25:17 +02:00
|
|
|
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
|
|
|
|
|
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
|
2010-05-03 09:45:01 +02:00
|
|
|
system.cpu.l2cache.demand_accesses 9113352 # number of demand (read+write) accesses
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.l2cache.demand_avg_miss_latency 52000 # average overall miss latency
|
|
|
|
|
system.cpu.l2cache.demand_avg_mshr_miss_latency 40000 # average overall mshr miss latency
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.demand_hits 5544461 # number of demand (read+write) hits
|
|
|
|
|
system.cpu.l2cache.demand_miss_latency 185582332000 # number of demand (read+write) miss cycles
|
|
|
|
|
system.cpu.l2cache.demand_miss_rate 0.391611 # miss rate for demand accesses
|
|
|
|
|
system.cpu.l2cache.demand_misses 3568891 # number of demand (read+write) misses
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.demand_mshr_miss_latency 142755640000 # number of demand (read+write) MSHR miss cycles
|
|
|
|
|
system.cpu.l2cache.demand_mshr_miss_rate 0.391611 # mshr miss rate for demand accesses
|
|
|
|
|
system.cpu.l2cache.demand_mshr_misses 3568891 # number of demand (read+write) MSHR misses
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
|
|
|
|
|
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
|
|
|
|
|
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.occ_%::0 0.472057 # Average percentage of cache occupancy
|
|
|
|
|
system.cpu.l2cache.occ_%::1 0.330298 # Average percentage of cache occupancy
|
|
|
|
|
system.cpu.l2cache.occ_blocks::0 15468.376741 # Average occupied blocks per context
|
|
|
|
|
system.cpu.l2cache.occ_blocks::1 10823.217602 # Average occupied blocks per context
|
2010-05-03 09:45:01 +02:00
|
|
|
system.cpu.l2cache.overall_accesses 9113352 # number of overall (read+write) accesses
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.l2cache.overall_avg_miss_latency 52000 # average overall miss latency
|
|
|
|
|
system.cpu.l2cache.overall_avg_mshr_miss_latency 40000 # average overall mshr miss latency
|
2009-04-22 19:25:17 +02:00
|
|
|
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.overall_hits 5544461 # number of overall hits
|
|
|
|
|
system.cpu.l2cache.overall_miss_latency 185582332000 # number of overall miss cycles
|
|
|
|
|
system.cpu.l2cache.overall_miss_rate 0.391611 # miss rate for overall accesses
|
|
|
|
|
system.cpu.l2cache.overall_misses 3568891 # number of overall misses
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.overall_mshr_miss_latency 142755640000 # number of overall MSHR miss cycles
|
|
|
|
|
system.cpu.l2cache.overall_mshr_miss_rate 0.391611 # mshr miss rate for overall accesses
|
|
|
|
|
system.cpu.l2cache.overall_mshr_misses 3568891 # number of overall MSHR misses
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
|
|
|
|
|
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.replacements 2721965 # number of replacements
|
|
|
|
|
system.cpu.l2cache.sampled_refs 2748168 # Sample count of references to valid blocks.
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.l2cache.tagsinuse 26291.594343 # Cycle average of tags in use
|
|
|
|
|
system.cpu.l2cache.total_refs 6834640 # Total number of references to valid blocks.
|
|
|
|
|
system.cpu.l2cache.warmup_cycle 1346606710000 # Cycle when the warmup percentage was hit.
|
|
|
|
|
system.cpu.l2cache.writebacks 1180493 # number of writebacks
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
|
2010-09-09 20:40:19 +02:00
|
|
|
system.cpu.numCycles 11930717388 # number of cpu cycles simulated
|
2010-05-03 09:45:01 +02:00
|
|
|
system.cpu.num_insts 4653327945 # Number of instructions executed
|
|
|
|
|
system.cpu.num_refs 1677713086 # Number of memory references
|
2008-11-10 06:57:15 +01:00
|
|
|
system.cpu.workload.PROG:num_syscalls 46 # Number of system calls
|
|
|
|
|
|
|
|
|
|
---------- End Simulation Statistics ----------
|
