78 lines
3.5 KiB
Text
78 lines
3.5 KiB
Text
|
/*
|
||
|
* Copyright (c) 2009 Advanced Micro Devices, Inc.
|
||
|
* All rights reserved.
|
||
|
*
|
||
|
* Redistribution and use in source and binary forms, with or without
|
||
|
* modification, are permitted provided that the following conditions are
|
||
|
* met: redistributions of source code must retain the above copyright
|
||
|
* notice, this list of conditions and the following disclaimer;
|
||
|
* redistributions in binary form must reproduce the above copyright
|
||
|
* notice, this list of conditions and the following disclaimer in the
|
||
|
* documentation and/or other materials provided with the distribution;
|
||
|
* neither the name of the copyright holders nor the names of its
|
||
|
* contributors may be used to endorse or promote products derived from
|
||
|
* this software without specific prior written permission.
|
||
|
*
|
||
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
||
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
||
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
||
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
||
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
||
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
||
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
||
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
||
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
||
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
||
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||
|
*/
|
||
|
|
||
|
|
||
|
// CoherenceRequestType
|
||
|
enumeration(CoherenceRequestType, desc="...") {
|
||
|
MSG, desc="Message";
|
||
|
}
|
||
|
|
||
|
// RequestMsg (and also forwarded requests)
|
||
|
structure(RequestMsg, desc="...", interface="NetworkMessage") {
|
||
|
Address Address, desc="Physical address for this request";
|
||
|
CoherenceRequestType Type, desc="Type of request (GetS, GetX, PutX, etc)";
|
||
|
MachineID Requestor, desc="Node who initiated the request";
|
||
|
NetDest Destination, desc="Multicast destination mask";
|
||
|
DataBlock DataBlk, desc="data for the cache line";
|
||
|
MessageSizeType MessageSize, desc="size category of the message";
|
||
|
}
|
||
|
|
||
|
|
||
|
enumeration(DMARequestType, desc="...", default="DMARequestType_NULL") {
|
||
|
READ, desc="Memory Read";
|
||
|
WRITE, desc="Memory Write";
|
||
|
NULL, desc="Invalid";
|
||
|
}
|
||
|
|
||
|
enumeration(DMAResponseType, desc="...", default="DMAResponseType_NULL") {
|
||
|
DATA, desc="DATA read";
|
||
|
ACK, desc="ACK write";
|
||
|
NULL, desc="Invalid";
|
||
|
}
|
||
|
|
||
|
structure(DMARequestMsg, desc="...", interface="NetworkMessage") {
|
||
|
DMARequestType Type, desc="Request type (read/write)";
|
||
|
Address PhysicalAddress, desc="Physical address for this request";
|
||
|
Address LineAddress, desc="Line address for this request";
|
||
|
NetDest Destination, desc="Destination";
|
||
|
DataBlock DataBlk, desc="DataBlk attached to this request";
|
||
|
int Len, desc="The length of the request";
|
||
|
MessageSizeType MessageSize, desc="size category of the message";
|
||
|
}
|
||
|
|
||
|
structure(DMAResponseMsg, desc="...", interface="NetworkMessage") {
|
||
|
DMAResponseType Type, desc="Response type (DATA/ACK)";
|
||
|
Address PhysicalAddress, desc="Physical address for this request";
|
||
|
Address LineAddress, desc="Line address for this request";
|
||
|
NetDest Destination, desc="Destination";
|
||
|
DataBlock DataBlk, desc="DataBlk attached to this request";
|
||
|
MessageSizeType MessageSize, desc="size category of the message";
|
||
|
}
|
||
|
|
||
|
|